A CMOS 100 MHz digital oscilloscope point processor and time base integrated circuit

E. Etheridge
{"title":"A CMOS 100 MHz digital oscilloscope point processor and time base integrated circuit","authors":"E. Etheridge","doi":"10.1109/CICC.1989.56737","DOIUrl":null,"url":null,"abstract":"A 100-MHz, 1.5-μm CMOS point processor/demultiplexer and time base integrated circuit has been developed for use in a digitizing oscilloscope. The component uses a single +5-V supply, accepts standard, negative ECL (emitter-coupled logic)-level inputs, and contains 46000 devices on a 311-mil×325-mil die. Those aspects of the design that comprise novel or improved circuitry or design techniques are described","PeriodicalId":165054,"journal":{"name":"1989 Proceedings of the IEEE Custom Integrated Circuits Conference","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1989-05-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"1989 Proceedings of the IEEE Custom Integrated Circuits Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/CICC.1989.56737","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

A 100-MHz, 1.5-μm CMOS point processor/demultiplexer and time base integrated circuit has been developed for use in a digitizing oscilloscope. The component uses a single +5-V supply, accepts standard, negative ECL (emitter-coupled logic)-level inputs, and contains 46000 devices on a 311-mil×325-mil die. Those aspects of the design that comprise novel or improved circuitry or design techniques are described
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
一个CMOS 100mhz数字示波器点处理器和时基集成电路
设计了一种用于数字化示波器的100 mhz、1.5 μm CMOS点处理器/解复用器和时基集成电路。该组件使用单个+ 5v电源,接受标准的负ECL(发射器耦合逻辑)级输入,并在311-mil×325-mil芯片上包含46000个器件。描述包含新颖或改进的电路或设计技术的设计的那些方面
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A 1.4 ns/64 kb RAM with 85 ps/3680 logic gate array A gate matrix deformation and three-dimensional maze routing for dense MOS module generation A submicron CMOS triple level metal technology for ASIC applications Hot carrier effects on CMOS circuit performance The QML-an approach for qualifying ASICs
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1