FORESIGHT: a fast turn-around and low cost ASIC prototyping alternative

G. Lewicki
{"title":"FORESIGHT: a fast turn-around and low cost ASIC prototyping alternative","authors":"G. Lewicki","doi":"10.1109/ASIC.1990.186133","DOIUrl":null,"url":null,"abstract":"The FORESIGHT program holds regularly scheduled multiproject runs capable of providing ASIC designers prototype numbers of 1.2-, 1.5- and 2.0- mu m CMOS parts in turnarounds of four to five weeks at a fraction of the cost of a run dedicated to just one part. FORESIGHT's low cost and fast turnaround gives designers the opportunity of developing their own design libraries, as well as characterizing completed designs prior to production.<<ETX>>","PeriodicalId":126693,"journal":{"name":"Third Annual IEEE Proceedings on ASIC Seminar and Exhibit","volume":"57 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1990-09-17","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"12","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Third Annual IEEE Proceedings on ASIC Seminar and Exhibit","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ASIC.1990.186133","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 12

Abstract

The FORESIGHT program holds regularly scheduled multiproject runs capable of providing ASIC designers prototype numbers of 1.2-, 1.5- and 2.0- mu m CMOS parts in turnarounds of four to five weeks at a fraction of the cost of a run dedicated to just one part. FORESIGHT's low cost and fast turnaround gives designers the opportunity of developing their own design libraries, as well as characterizing completed designs prior to production.<>
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
远见:一个快速周转和低成本的ASIC原型替代方案
FORESIGHT计划定期进行多项目运行,能够在四到五周的时间内为ASIC设计人员提供1.2、1.5和2.0 μ m CMOS部件的原型数量,而成本仅为一个部件的一小部分。FORESIGHT的低成本和快速周转为设计师提供了开发自己的设计库的机会,以及在生产之前表征完成的设计。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A development system for an SRAM-based user-reprogrammable gate array Automated CAE tools for full custom design of bipolar analog ASICs A 200 MHz 100 K ECL output buffer for CMOS ASICs Multi circular buffer controller chip for advanced ESM system Rapid prototyping, is there an educational dilemma? (ASIC design)
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1