A system-level platform for dependability enhancement and its analysis for mixed-signal SoCs

Muhammad Umair Ahmed Khan, H. Kerkhoff
{"title":"A system-level platform for dependability enhancement and its analysis for mixed-signal SoCs","authors":"Muhammad Umair Ahmed Khan, H. Kerkhoff","doi":"10.1109/DDECS.2011.5783040","DOIUrl":null,"url":null,"abstract":"The long-term functionality of any electronic system poses some requirements on the dependability of that system. Especially for critical systems it is becoming a crucial property with increasing system complexity and shrinking technology dimensions. Analog and mixed-signal systems are an important part of these critical systems. Until now little effort has been put into dependability of analog and mixed-signal systems, especially front/back-ends. This paper presents a new system-level platform for enhancing and analyzing the dependability of analog and mixed-signal front-ends in SoCs. Markov analysis has been used to theoretically investigate the dependability enhancement of these analog and mixed-signal front-ends based on this platform. Simulations in VHDL-AMS have also been conducted for an example target system consisting of a temperature sensor, operational amplifier and ADC to illustrate this platform. The gain parameter of the whole system, taken as an example of potential dependability hazard, has been investigated and enhanced based on this platform. The results show that this proposed platform is effective and has the potential to investigate and enhance dependability at system level.","PeriodicalId":231389,"journal":{"name":"14th IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems","volume":"89 4","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2011-04-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"7","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"14th IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/DDECS.2011.5783040","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 7

Abstract

The long-term functionality of any electronic system poses some requirements on the dependability of that system. Especially for critical systems it is becoming a crucial property with increasing system complexity and shrinking technology dimensions. Analog and mixed-signal systems are an important part of these critical systems. Until now little effort has been put into dependability of analog and mixed-signal systems, especially front/back-ends. This paper presents a new system-level platform for enhancing and analyzing the dependability of analog and mixed-signal front-ends in SoCs. Markov analysis has been used to theoretically investigate the dependability enhancement of these analog and mixed-signal front-ends based on this platform. Simulations in VHDL-AMS have also been conducted for an example target system consisting of a temperature sensor, operational amplifier and ADC to illustrate this platform. The gain parameter of the whole system, taken as an example of potential dependability hazard, has been investigated and enhanced based on this platform. The results show that this proposed platform is effective and has the potential to investigate and enhance dependability at system level.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
混合信号soc可靠性增强的系统级平台及其分析
任何电子系统的长期功能都对该系统的可靠性提出了一些要求。特别是对于关键系统,随着系统复杂性的增加和技术尺寸的缩小,它成为一个至关重要的特性。模拟和混合信号系统是这些关键系统的重要组成部分。到目前为止,对模拟和混合信号系统的可靠性,特别是前端/后端可靠性的研究还很少。本文提出了一种新的系统级平台,用于提高和分析soc中模拟和混合信号前端的可靠性。利用马尔可夫分析从理论上研究了基于该平台的模拟和混合信号前端可靠性的增强。在VHDL-AMS中对一个由温度传感器、运算放大器和ADC组成的示例目标系统进行了仿真,以说明该平台。以整个系统的增益参数为例,对系统的潜在可靠性危害进行了研究和改进。结果表明,该平台是有效的,具有在系统层面研究和提高可靠性的潜力。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Behavioral model of TRNG based on oscillator rings implemented in FPGA CAD tool for PLL Design High-performance hardware accelerators for sorting and managing priorities Defect-oriented module-level fault diagnosis in digital circuits Design-for-Test method for high-speed ADCs: Behavioral description and optimization
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1