Design of SEL Self-Recovery Hardness for 90nm COTS Devices Using R-C-S Network with DC-DC Converter

Jindou Xin, Xiang Zhu, Yingqi Ma, Jianwei Han
{"title":"Design of SEL Self-Recovery Hardness for 90nm COTS Devices Using R-C-S Network with DC-DC Converter","authors":"Jindou Xin, Xiang Zhu, Yingqi Ma, Jianwei Han","doi":"10.1109/APCCAS55924.2022.10090280","DOIUrl":null,"url":null,"abstract":"An efficient Single Event Latch-up (SEL) self-recovery hardness design using an R-C-S network in the front of a DC-DC converter is proposed in this brief. Conventional SEL hardness assurance is suffering from increased circuit design area and low reliability of the COTS devices. To overcome these problems., the proposed design makes a further contribution to the hardness of SEL. The operational mechanism of the proposed design is that the R-C-S network changes the latch-up voltage of the device through the intrinsic properties of the DC-DC converter. The latch-up voltage is carried through three phases of dropping, oscillation and rising, enabling the device to implement hardness and self-recovery. Meanwhile, simulation and laser tests are employed to demonstrate the validity of the proposed method. Additionally, through comparison with conventional hardness designs of power-off restarting and current limiting by resistor, it is evidently observed that the proposed method has current continuity characteristics and uses 5 components instead of 11 for power-off restarting. And the proposed method effectively exits the device from SEL and reduces the error bits by 72.2% compared to conventional resistor hardness.","PeriodicalId":243739,"journal":{"name":"2022 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","volume":"4 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2022-11-11","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2022 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/APCCAS55924.2022.10090280","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

An efficient Single Event Latch-up (SEL) self-recovery hardness design using an R-C-S network in the front of a DC-DC converter is proposed in this brief. Conventional SEL hardness assurance is suffering from increased circuit design area and low reliability of the COTS devices. To overcome these problems., the proposed design makes a further contribution to the hardness of SEL. The operational mechanism of the proposed design is that the R-C-S network changes the latch-up voltage of the device through the intrinsic properties of the DC-DC converter. The latch-up voltage is carried through three phases of dropping, oscillation and rising, enabling the device to implement hardness and self-recovery. Meanwhile, simulation and laser tests are employed to demonstrate the validity of the proposed method. Additionally, through comparison with conventional hardness designs of power-off restarting and current limiting by resistor, it is evidently observed that the proposed method has current continuity characteristics and uses 5 components instead of 11 for power-off restarting. And the proposed method effectively exits the device from SEL and reduces the error bits by 72.2% compared to conventional resistor hardness.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
基于R-C-S网络和DC-DC变换器的90nm COTS器件SEL自恢复硬度设计
本文提出了一种有效的单事件锁存(SEL)自恢复硬度设计,该设计采用DC-DC变换器前端的R-C-S网络。传统的SEL硬度保证存在电路设计面积增大和COTS器件可靠性低的问题。克服这些问题。提出的设计对SEL的硬度有进一步的贡献。所提出设计的工作机制是R-C-S网络通过DC-DC变换器的固有特性改变器件的锁存电压。锁存电压经过下降、振荡和上升三个阶段,使装置能够实现硬度和自恢复。同时,通过仿真和激光实验验证了该方法的有效性。此外,通过与传统的断电重启和电阻限流硬度设计的对比,可以明显看出,本文方法具有电流连续性特点,并且使用5个元件而不是11个元件进行断电重启。与传统电阻硬度相比,该方法有效地将器件从SEL中退出,并减少了72.2%的误差位。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
An Energy-Efficient Mixed-Bit ReRAM-based Computing-in-Memory CNN Accelerator with Fully Parallel Readout An Eigen-decomposition Free Method for Computing Graph Fourier Transform Centrality A 60-GHz CMOS Balanced Power Amplifier with Miniaturized Quadrature Hybrids Achieving 19.0-dBm Output Power and 24.4% Peak PAE A Vector Pair Based DWA Algorithm for Linearity Enhancement of CDACs in the NS-SAR ADC Optimal Evasive Path Planning with Velocity Constraint
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1