Fuzzy logic hardware systems

T. Yamakawa
{"title":"Fuzzy logic hardware systems","authors":"T. Yamakawa","doi":"10.1109/VLSIC.1989.1037460","DOIUrl":null,"url":null,"abstract":"/uatnad Novel fuzzy microprocessors are described, which achieve fuzzy inference with deterministic input and output signals. These two kinds of fuzzy microprocessors are useful for constructing sophisticated fuzzy logic controller. One is a rule chip and the other is a defuzzifier chip. The former is in the monolithic form and the latter is in hybrid structure. These fuzzy microprocessors will rapidly permeate the industry.","PeriodicalId":136228,"journal":{"name":"Symposium 1989 on VLSI Circuits","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"1989-05-25","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"33","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Symposium 1989 on VLSI Circuits","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSIC.1989.1037460","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 33

Abstract

/uatnad Novel fuzzy microprocessors are described, which achieve fuzzy inference with deterministic input and output signals. These two kinds of fuzzy microprocessors are useful for constructing sophisticated fuzzy logic controller. One is a rule chip and the other is a defuzzifier chip. The former is in the monolithic form and the latter is in hybrid structure. These fuzzy microprocessors will rapidly permeate the industry.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
模糊逻辑硬件系统
描述了一种新型的模糊微处理器,它可以用确定性的输入和输出信号实现模糊推理。这两种模糊微处理器对于构造复杂的模糊逻辑控制器是有用的。一个是规则芯片,另一个是去模糊芯片。前者为整体结构,后者为混合结构。这些模糊的微处理器将迅速渗透到整个行业。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A circuit design for 2 Gbit/s Si brpolar crosspoint switch LSIs Mappable memory subsystem for high speed applications A 36μa 4MB PSRAM with quadruple array operation High reliability CMOS SRAM with built-in soft defect detection "A 1.6ns 64kb ECL RAM with 1K gate logic"
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1