Subterranean photonics using SIMOX 3-D sculpting for optoelectronic integration in silicon-on-insulator

T. Indukuri, P. Koonath, B. Jalali
{"title":"Subterranean photonics using SIMOX 3-D sculpting for optoelectronic integration in silicon-on-insulator","authors":"T. Indukuri, P. Koonath, B. Jalali","doi":"10.1109/SOI.2005.1563585","DOIUrl":null,"url":null,"abstract":"Three-dimensional optoelectronic integration can be achieved in SOI wafers using the process of SIMOX 3D sculpting. Micro-resonators, with unloaded Q of 8000 and extinction ratio >20 dB, were fabricated in a buried silicon layer and MOS transistor structures were fabricated on the surface silicon layer using a patterned SIMOX process.","PeriodicalId":116606,"journal":{"name":"2005 IEEE International SOI Conference Proceedings","volume":"35 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2005-12-27","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2005 IEEE International SOI Conference Proceedings","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SOI.2005.1563585","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

Three-dimensional optoelectronic integration can be achieved in SOI wafers using the process of SIMOX 3D sculpting. Micro-resonators, with unloaded Q of 8000 and extinction ratio >20 dB, were fabricated in a buried silicon layer and MOS transistor structures were fabricated on the surface silicon layer using a patterned SIMOX process.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
利用SIMOX三维雕刻技术在硅绝缘体上进行光电集成的地下光子学
利用SIMOX三维雕刻工艺,可以在SOI晶圆上实现三维光电集成。在埋置硅层中制备了空载Q为8000、消光比>20 dB的微谐振器,并在表面硅层上采用图案化SIMOX工艺制备了MOS晶体管结构。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
The effect of integration of strontium-bismuth-tantalate capacitors onto SOI wafers A novel self-aligned substrate-diode structure for SOI technologies Development of stacking faults in strained silicon layers 3D via etch development for 3D circuit integration in FDSOI Stress technology impact on device performance and reliability for <100> sub-90nm SOI CMOSFETs
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1