Current and future challenges of DRAM metallization

Abstract

The challenges and requirements of current and future DRAM interconnect schemes are described. In contrast to most logic metallization development and manufacturing, these requirements include tight pitches in array area, low resistance in the chip periphery, contacts with landing area smaller than the contacts themselves, AlCu fill into high aspect ratio contacts, continued drive toward lower capacitances and, perhaps above all, low cost.