Key directions and a roadmap for electrical design for manufacturability

A. Kahng
{"title":"Key directions and a roadmap for electrical design for manufacturability","authors":"A. Kahng","doi":"10.1109/essderc.2007.4430885","DOIUrl":null,"url":null,"abstract":"Semiconductor product value increasingly depends on \"equivalent scaling\" achieved by design and design-for-manufacturability (DFM) techniques. This talk addresses trends and a roadmap for \"equivalent scaling\" innovation at the design-manufacturing interface. The first part will discuss precepts of electrical DFM. What are dominant aspects of manufacturing variability and design requirements? Can designs match process, or must process inevitably adapt to designs? In what sense can concepts of \"virtual manufacturing\" or \"statistical optimization\" succeed in the design flow? How should design technology balance analyses that preserve value, versus optimizations that extend value? How should we balance preventions (correct by construction), versus early interventions, versus cures (construct by correction), versus \"do no harm\" opportunism? Or, tools that can model and predict well, versus tools that can make upstream assumptions come true? The second part will give a roadmap for electrical DFM technologies, motivated by emerging challenges (stress/strain engineering, mask errors, double-patterning lithography, etc.) and highlighting needs for < 45 nm nodes.","PeriodicalId":103959,"journal":{"name":"ESSDERC 2007 - 37th European Solid State Device Research Conference","volume":"278 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"7","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"ESSDERC 2007 - 37th European Solid State Device Research Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/essderc.2007.4430885","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 7

Abstract

Semiconductor product value increasingly depends on "equivalent scaling" achieved by design and design-for-manufacturability (DFM) techniques. This talk addresses trends and a roadmap for "equivalent scaling" innovation at the design-manufacturing interface. The first part will discuss precepts of electrical DFM. What are dominant aspects of manufacturing variability and design requirements? Can designs match process, or must process inevitably adapt to designs? In what sense can concepts of "virtual manufacturing" or "statistical optimization" succeed in the design flow? How should design technology balance analyses that preserve value, versus optimizations that extend value? How should we balance preventions (correct by construction), versus early interventions, versus cures (construct by correction), versus "do no harm" opportunism? Or, tools that can model and predict well, versus tools that can make upstream assumptions come true? The second part will give a roadmap for electrical DFM technologies, motivated by emerging challenges (stress/strain engineering, mask errors, double-patterning lithography, etc.) and highlighting needs for < 45 nm nodes.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
可制造性电气设计的关键方向和路线图
半导体产品的价值越来越依赖于通过设计和可制造性设计(DFM)技术实现的“等效缩放”。本次演讲将讨论设计-制造界面中“同等规模”创新的趋势和路线图。第一部分将讨论电子DFM的规则。制造可变性和设计要求的主要方面是什么?设计能匹配过程吗,还是过程必须不可避免地适应设计?在何种意义上,“虚拟制造”或“统计优化”的概念能在设计流程中取得成功?设计技术应该如何平衡保持价值的分析和扩展价值的优化?我们应该如何平衡预防(通过构建纠正)与早期干预,与治疗(通过纠正构建),与“不伤害”的机会主义?或者,是可以很好地建模和预测的工具,还是可以实现上游假设的工具?第二部分将给出电DFM技术的路线图,受到新出现的挑战(应力/应变工程,掩模错误,双图案光刻等)的推动,并强调对< 45 nm节点的需求。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
1T-capacitorless bulk memory: Scalability and signal impact Anisotropy of electron mobility in arbitrarily oriented FinFETs Self-aligned μTrench phase-change memory cell architecture for 90nm technology and beyond Critique of high-frequency performance of carbon nanotube FETs Analytical and compact modelling of the I-MOS (impact ionization MOS)
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1