Matching ASIC design methodologies to the manufacturing environment

W. McKinley, M. Scaggs
{"title":"Matching ASIC design methodologies to the manufacturing environment","authors":"W. McKinley, M. Scaggs","doi":"10.1109/ASIC.1990.186129","DOIUrl":null,"url":null,"abstract":"A creative method for integration of complex cell functions is developed and implemented for several different circuit implementations. Although this method does not solve all integration problems, it is ideal in some applications. The risks of such a method are presented, along with support tool methods of verification. It allows for greater flexibility in designing a complex cell function into an ASIC. In addition, this value-added, customer-owned tooling (COT) manufacturing methodology can potentially reduce time-to-market.<<ETX>>","PeriodicalId":126693,"journal":{"name":"Third Annual IEEE Proceedings on ASIC Seminar and Exhibit","volume":"34 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1990-09-17","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Third Annual IEEE Proceedings on ASIC Seminar and Exhibit","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ASIC.1990.186129","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

A creative method for integration of complex cell functions is developed and implemented for several different circuit implementations. Although this method does not solve all integration problems, it is ideal in some applications. The risks of such a method are presented, along with support tool methods of verification. It allows for greater flexibility in designing a complex cell function into an ASIC. In addition, this value-added, customer-owned tooling (COT) manufacturing methodology can potentially reduce time-to-market.<>
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
将ASIC设计方法与制造环境相匹配
一种创造性的方法来集成复杂的细胞功能开发和实现了几种不同的电路实现。虽然这种方法不能解决所有的集成问题,但在某些应用中是理想的。介绍了这种方法的风险,以及验证的支持工具方法。它允许更大的灵活性,设计一个复杂的细胞功能到ASIC。此外,这种增值的、客户拥有的工具(COT)制造方法可以潜在地缩短产品上市时间
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A development system for an SRAM-based user-reprogrammable gate array Automated CAE tools for full custom design of bipolar analog ASICs A 200 MHz 100 K ECL output buffer for CMOS ASICs Multi circular buffer controller chip for advanced ESM system Rapid prototyping, is there an educational dilemma? (ASIC design)
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1