Warpage and mechanical strength studies of ultra thin 150 mm wafers

M. Grief, J. A. Steele
{"title":"Warpage and mechanical strength studies of ultra thin 150 mm wafers","authors":"M. Grief, J. A. Steele","doi":"10.1109/IEMT.1996.559727","DOIUrl":null,"url":null,"abstract":"Demand for die produced on ultra thin silicon substrates requires improvement in wafer thinning capability, manufacturing equipment substrate handling and packing methodologies. Existing methods typically consider substrates that are nominally flat and relatively thick (254 /spl mu/m to 613 /spl mu/m). The challenge COM 1 faces on several of its product lines, is that they require that the 150 mm diameter substrate be thinned to below 150 /spl mu/m. Wafers at this thickness will tend to bow and warp with unpredictable orientation. This is due to the interaction between stresses from the various frontside and backside dielectric and conductive layers together with those induced by the backside grinding and chemical thinning and the reduced ability of the thin silicon substrate to resist these forces. Existing schemes used for smaller wafer diameters (<100 mm) have proven incapable of successfully thinning, handling and transferring these larger substrates to the assembly sites, resulting in high levels of wafer breakage. To enhance survivability during subsequent handling and shipment of ultra-thin 150 mm wafers, the understanding of warpage and die strength becomes critical, which is the focus of this paper.","PeriodicalId":177653,"journal":{"name":"Nineteenth IEEE/CPMT International Electronics Manufacturing Technology Symposium","volume":"42 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1996-10-14","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"19","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Nineteenth IEEE/CPMT International Electronics Manufacturing Technology Symposium","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IEMT.1996.559727","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 19

Abstract

Demand for die produced on ultra thin silicon substrates requires improvement in wafer thinning capability, manufacturing equipment substrate handling and packing methodologies. Existing methods typically consider substrates that are nominally flat and relatively thick (254 /spl mu/m to 613 /spl mu/m). The challenge COM 1 faces on several of its product lines, is that they require that the 150 mm diameter substrate be thinned to below 150 /spl mu/m. Wafers at this thickness will tend to bow and warp with unpredictable orientation. This is due to the interaction between stresses from the various frontside and backside dielectric and conductive layers together with those induced by the backside grinding and chemical thinning and the reduced ability of the thin silicon substrate to resist these forces. Existing schemes used for smaller wafer diameters (<100 mm) have proven incapable of successfully thinning, handling and transferring these larger substrates to the assembly sites, resulting in high levels of wafer breakage. To enhance survivability during subsequent handling and shipment of ultra-thin 150 mm wafers, the understanding of warpage and die strength becomes critical, which is the focus of this paper.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
超薄150mm晶圆的翘曲和机械强度研究
对在超薄硅基板上生产的模具的需求需要改进晶圆减薄能力、制造设备基板处理和包装方法。现有方法通常考虑名义上平坦且相对较厚的衬底(254 /spl mu/m至613 /spl mu/m)。COM 1在其几个产品线上面临的挑战是,它们要求将直径为150毫米的基板减薄到150 /spl mu/m以下。在这个厚度的晶圆片将倾向于弯曲和翘曲与不可预测的方向。这是由于来自各种正面和背面介电层和导电层的应力之间的相互作用,以及由背面研磨和化学变薄引起的应力,以及薄硅衬底抵抗这些力的能力降低。用于较小晶圆直径(<100毫米)的现有方案已被证明无法成功地稀释,处理和转移这些较大的基板到组装地点,导致高水平的晶圆破裂。为了提高超薄150mm晶圆在后续处理和运输中的生存能力,对翘曲和模具强度的理解变得至关重要,这是本文的重点。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Statistical optimization of high frequency LDMOS devices via hyper-fractionated experimental designs High temperature deformation of high density interconnects and packages by moire interferometry/FEM hybrid method Microsystems for medical applications The manufacturing logistics of cofire ceramic electronic packages Eutectic solder flip chip technology for chip scale package
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1