Influence of LDD on aging of SOI NMOS transistors

G. Reimbold, P. Saint Bonnet, B. Giffard, A. Auberton-Herve
{"title":"Influence of LDD on aging of SOI NMOS transistors","authors":"G. Reimbold, P. Saint Bonnet, B. Giffard, A. Auberton-Herve","doi":"10.1109/SOSSOI.1990.145697","DOIUrl":null,"url":null,"abstract":"Aging characteristics of 1.3- mu m silicon-on-insulator (SOI) CMOS transistors were studied for two different low doped drain (LDD) configurations. Fundamental differences concerning hot carrier effects were observed, and the impact on reliability was clarified. It appears that overall transistor performances are very sensitive to LDD optimization: low N-doping is recommended for low ionization rate, subsequent good blocking voltage, and intrinsic VG/sub bl/ increase during aging; high N-, in spite of small low time shifts, must be used carefully if initial blocking characteristics and bipolar effects are critical. In such cases, bulk transistor recommendations (high N- must be used in order to maintain high electric field under the transistor gate) may not be suitable for SOI transistors.<<ETX>>","PeriodicalId":344373,"journal":{"name":"1990 IEEE SOS/SOI Technology Conference. Proceedings","volume":"412 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1990-10-02","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"1990 IEEE SOS/SOI Technology Conference. Proceedings","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SOSSOI.1990.145697","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

Abstract

Aging characteristics of 1.3- mu m silicon-on-insulator (SOI) CMOS transistors were studied for two different low doped drain (LDD) configurations. Fundamental differences concerning hot carrier effects were observed, and the impact on reliability was clarified. It appears that overall transistor performances are very sensitive to LDD optimization: low N-doping is recommended for low ionization rate, subsequent good blocking voltage, and intrinsic VG/sub bl/ increase during aging; high N-, in spite of small low time shifts, must be used carefully if initial blocking characteristics and bipolar effects are critical. In such cases, bulk transistor recommendations (high N- must be used in order to maintain high electric field under the transistor gate) may not be suitable for SOI transistors.<>
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
LDD对SOI NMOS晶体管老化的影响
研究了两种低掺杂漏极(LDD)结构下1.3 μ m绝缘体上硅(SOI) CMOS晶体管的老化特性。观察到热载流子效应的基本差异,并澄清了对可靠性的影响。晶体管的整体性能对LDD优化非常敏感:低n掺杂可以获得较低的电离率、良好的阻塞电压和老化过程中固有的VG/sub /增加;高N-,尽管小的低时移,必须谨慎使用,如果初始阻塞特性和双极效应是至关重要的。在这种情况下,体积晶体管推荐(必须使用高N-以保持晶体管栅极下的高电场)可能不适合SOI晶体管
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
The influence of emitter efficiency on single transistor latch in silicon-on-insulator MOSFETs Low-field charge injection in SIMOX buried oxides The effect of high field stress on the capacitance/voltage characteristics of buried insulators formed by oxygen implantation Polysilicon thin film transistors with field-plate-induced drain junction for both high-voltage and low-voltage applications Persistent photoconductivity in SIMOX films
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1