Test function embedding algorithms with application to interconnected finite state machines

S. Kanjilal, S. Chakradhar, V. Agrawal
{"title":"Test function embedding algorithms with application to interconnected finite state machines","authors":"S. Kanjilal, S. Chakradhar, V. Agrawal","doi":"10.1109/EURDAC.1993.410641","DOIUrl":null,"url":null,"abstract":"The authors present new algorithms for embedding a test function in the state diagram of a finite state machine. When possible, the test function is embedded in the given object machine without using an extra input line. When such embedding is not possible, an extra input line is added to the object machine to make the embedding possible. For the extra input case, partition theory and the state variable dependencies of the object machine are used to obtain a mapping of the test machine states onto the object machine states. This mapping introduces a minimum number of extra state variable dependencies in the augmented machine as compared to the dependencies in the object machine. Experimental results on several MCNC benchmarks show that the method yields augmented machine implementations that have smaller areas than the corresponding full scan designs. The test generation complexity for the augmented machine implementation is the same as that for a full scan design. The embedding of test functions in machines specified as interconnection of finite state machines is also considered.<<ETX>>","PeriodicalId":339176,"journal":{"name":"Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference","volume":"77 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1993-09-20","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"24","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/EURDAC.1993.410641","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 24

Abstract

The authors present new algorithms for embedding a test function in the state diagram of a finite state machine. When possible, the test function is embedded in the given object machine without using an extra input line. When such embedding is not possible, an extra input line is added to the object machine to make the embedding possible. For the extra input case, partition theory and the state variable dependencies of the object machine are used to obtain a mapping of the test machine states onto the object machine states. This mapping introduces a minimum number of extra state variable dependencies in the augmented machine as compared to the dependencies in the object machine. Experimental results on several MCNC benchmarks show that the method yields augmented machine implementations that have smaller areas than the corresponding full scan designs. The test generation complexity for the augmented machine implementation is the same as that for a full scan design. The embedding of test functions in machines specified as interconnection of finite state machines is also considered.<>
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
测试函数嵌入算法及其在互联有限状态机中的应用
提出了在有限状态机的状态图中嵌入测试函数的新算法。在可能的情况下,测试函数被嵌入到给定的对象机器中,而不使用额外的输入行。当这种嵌入是不可能的,一个额外的输入行添加到目标机器,使嵌入成为可能。对于额外的输入情况,使用分区理论和对象机的状态变量依赖关系来获得测试机状态到对象机状态的映射。与对象机器中的依赖项相比,此映射在增强机器中引入了最少数量的额外状态变量依赖项。几个MCNC基准测试的实验结果表明,该方法产生的增强机器实现比相应的全扫描设计具有更小的区域。增强机器实现的测试生成复杂性与完整扫描设计的测试生成复杂性相同。还考虑了将测试函数嵌入有限状态机互连的问题。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Conditional and unconditional hardware sharing in pipeline synthesis Partitioning strategies within a distributed multilevel logic simulator including dynamic repartitioning Extended 0/1 LP formulation for the scheduling problem in high-level synthesis The CALLAS synthesis system and its application to mechatronic ASIC design problems Realizing expression graphs using table-lookup FPGAs
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1