Accurate chip leakage prediction: Challenges and solutions

X. Yu, Jie Deng, Sim Loo, K. Dezfulian, S. Lichtensteiger, J. Bickford, N. Habib, P. Chang, A. Mocuta, K. Rim
{"title":"Accurate chip leakage prediction: Challenges and solutions","authors":"X. Yu, Jie Deng, Sim Loo, K. Dezfulian, S. Lichtensteiger, J. Bickford, N. Habib, P. Chang, A. Mocuta, K. Rim","doi":"10.1109/VLSIT.2012.6242526","DOIUrl":null,"url":null,"abstract":"A systematic method is proposed to address modeling challenges in accurate chip level leakage prediction, namely a precise total leakage width count method, a simple model to quantify leakage uplift caused by systematic across-chip variation, and a consistent model to capture 3-sigma leakage and leakage spread at fixed performance.","PeriodicalId":266298,"journal":{"name":"2012 Symposium on VLSI Technology (VLSIT)","volume":"7 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2012-06-12","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"4","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2012 Symposium on VLSI Technology (VLSIT)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSIT.2012.6242526","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 4

Abstract

A systematic method is proposed to address modeling challenges in accurate chip level leakage prediction, namely a precise total leakage width count method, a simple model to quantify leakage uplift caused by systematic across-chip variation, and a consistent model to capture 3-sigma leakage and leakage spread at fixed performance.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
准确的芯片泄漏预测:挑战和解决方案
提出了一种系统的方法来解决精确芯片级泄漏预测建模的挑战,即精确的总泄漏宽度计数方法,一个简单的模型来量化系统跨芯片变化引起的泄漏上升,以及一个一致的模型来捕获固定性能下的3-sigma泄漏和泄漏扩散。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Varistor-type bidirectional switch (JMAX>107A/cm2, selectivity∼104) for 3D bipolar resistive memory arrays Segmented-channel Si1−xGex/Si pMOSFET for improved ION and reduced variability High performance bulk planar 20nm CMOS technology for low power mobile applications Conductive filament scaling of TaOx bipolar ReRAM for long retention with low current operation Strain-induced performance enhancement of tri-gate and omega-gate nanowire FETs scaled down to 10nm Width
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1