Research of SEB effects in trench IGBT based on the TCAD simulation

IF 1.6 4区 工程技术 Q3 ENGINEERING, ELECTRICAL & ELECTRONIC Microelectronics Reliability Pub Date : 2024-10-07 DOI:10.1016/j.microrel.2024.115517
Yanfei Gong , Xingtong Chen , Zhensong Li , Qiang Zhao , Jieqing Fan , Fang Zhang , Zhiwei Dong
{"title":"Research of SEB effects in trench IGBT based on the TCAD simulation","authors":"Yanfei Gong ,&nbsp;Xingtong Chen ,&nbsp;Zhensong Li ,&nbsp;Qiang Zhao ,&nbsp;Jieqing Fan ,&nbsp;Fang Zhang ,&nbsp;Zhiwei Dong","doi":"10.1016/j.microrel.2024.115517","DOIUrl":null,"url":null,"abstract":"<div><div>In this paper, based on TCAD simulation, a detailed investigation of the SEB failure mechanism of trench IGBTs featuring a deep trench with slanted side-walls structure is conducted for the first time by studying the temporal evolution of electrostatic potential, impact ionization, electric field, current density, and hole concentration distributions. The study reveals that heavy ion irradiation can induce the turning-on of inherent parasitic transistors, leading to the formation of latch-up and consequently SEB. Firstly, the peak electric field transfer leads to high-level impact ionization at the homojunction, injecting ionized electrons into the base-neutral region to turn on the parasitic PNP transistor. Secondly, ionized holes flow through the P-well towards the emitter, diminishing the potential barrier between the P-well and the N+ source region, thus activating the parasitic NPN transistor. Finally, with the parasitic NPN transistor remaining forward-biased, it continuously supplies electron current to the parasitic PNP transistor, thereby sustaining its operation. In summary, the conclusions obtained from the study can provide important references for a deeper understanding of the failure mechanisms of trench IGBT devices in harsh radiation environments.</div></div>","PeriodicalId":51131,"journal":{"name":"Microelectronics Reliability","volume":"162 ","pages":"Article 115517"},"PeriodicalIF":1.6000,"publicationDate":"2024-10-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Microelectronics Reliability","FirstCategoryId":"5","ListUrlMain":"https://www.sciencedirect.com/science/article/pii/S0026271424001975","RegionNum":4,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q3","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}
引用次数: 0

Abstract

In this paper, based on TCAD simulation, a detailed investigation of the SEB failure mechanism of trench IGBTs featuring a deep trench with slanted side-walls structure is conducted for the first time by studying the temporal evolution of electrostatic potential, impact ionization, electric field, current density, and hole concentration distributions. The study reveals that heavy ion irradiation can induce the turning-on of inherent parasitic transistors, leading to the formation of latch-up and consequently SEB. Firstly, the peak electric field transfer leads to high-level impact ionization at the homojunction, injecting ionized electrons into the base-neutral region to turn on the parasitic PNP transistor. Secondly, ionized holes flow through the P-well towards the emitter, diminishing the potential barrier between the P-well and the N+ source region, thus activating the parasitic NPN transistor. Finally, with the parasitic NPN transistor remaining forward-biased, it continuously supplies electron current to the parasitic PNP transistor, thereby sustaining its operation. In summary, the conclusions obtained from the study can provide important references for a deeper understanding of the failure mechanisms of trench IGBT devices in harsh radiation environments.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
基于 TCAD 仿真的沟槽式 IGBT SEB 效应研究
本文基于 TCAD 仿真,通过研究静电势、冲击电离、电场、电流密度和空穴浓度分布的时间演变,首次对具有斜侧壁结构的深沟槽 IGBT 的 SEB 失效机制进行了详细研究。研究发现,重离子辐照可诱导固有寄生晶体管开启,从而形成闩锁,进而导致 SEB。首先,峰值电场转移导致同源结发生高水平冲击电离,将电离电子注入基极中性区,从而开启寄生 PNP 晶体管。其次,电离空穴通过 P 阱流向发射极,减小 P 阱和 N+ 源区之间的势垒,从而激活寄生 NPN 晶体管。最后,寄生 NPN 晶体管保持正向偏压,不断向寄生 PNP 晶体管提供电子电流,从而维持其工作。总之,该研究得出的结论可为深入了解严酷辐射环境下沟槽式 IGBT 器件的失效机制提供重要参考。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
Microelectronics Reliability
Microelectronics Reliability 工程技术-工程:电子与电气
CiteScore
3.30
自引率
12.50%
发文量
342
审稿时长
68 days
期刊介绍: Microelectronics Reliability, is dedicated to disseminating the latest research results and related information on the reliability of microelectronic devices, circuits and systems, from materials, process and manufacturing, to design, testing and operation. The coverage of the journal includes the following topics: measurement, understanding and analysis; evaluation and prediction; modelling and simulation; methodologies and mitigation. Papers which combine reliability with other important areas of microelectronics engineering, such as design, fabrication, integration, testing, and field operation will also be welcome, and practical papers reporting case studies in the field and specific application domains are particularly encouraged. Most accepted papers will be published as Research Papers, describing significant advances and completed work. Papers reviewing important developing topics of general interest may be accepted for publication as Review Papers. Urgent communications of a more preliminary nature and short reports on completed practical work of current interest may be considered for publication as Research Notes. All contributions are subject to peer review by leading experts in the field.
期刊最新文献
Editorial Board Comparative study of single event upset susceptibility in the Complementary FET (CFET) and FinFET based 6T-SRAM Effects of humidity, ionic contaminations and temperature on the degradation of silicone-based sealing materials used in microelectronics Physics-of-failure based lifetime modelling for SiC based automotive power modules using rate- and temperature-dependent modelling of sintered silver Study on single-event burnout hardening with reduction of hole current density by top polysilicon diode of SOI LDMOS based on TCAD simulations
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1