High throughput true random number generator based on dynamically superimposed hybrid entropy sources

IF 2.2 3区 工程技术 Q3 COMPUTER SCIENCE, HARDWARE & ARCHITECTURE Integration-The Vlsi Journal Pub Date : 2025-02-08 DOI:10.1016/j.vlsi.2025.102380
Yingchun Lu , Changlong Cao , Yang Liu , Huaguo Liang , Liang Yao , Lixiang Ma
{"title":"High throughput true random number generator based on dynamically superimposed hybrid entropy sources","authors":"Yingchun Lu ,&nbsp;Changlong Cao ,&nbsp;Yang Liu ,&nbsp;Huaguo Liang ,&nbsp;Liang Yao ,&nbsp;Lixiang Ma","doi":"10.1016/j.vlsi.2025.102380","DOIUrl":null,"url":null,"abstract":"<div><div>True random number generator is a crucial hardware system component that is widely used in the fields of cryptographic communication, key generation, statistical simulation, and secure authentication. However, the related TRNG suffers from low throughput and high resource overhead due to relying on a single entropy source. To address this issue, a TRNG circuit implementation scheme based on a MUX-XOR gate cell (MX-cell) is proposed, which uses the switching characteristics of the MUX and the XOR gate to generate metastability and jitter to develop a hybrid entropy source. It further enables the dynamic superposition of entropy sources under prescribed conditions, which improves the TRNG throughput while reducing the resource overhead. The proposed TRNG is implemented on Xilinx Artix-7 and Kintex-7 FPGAs with automatic placement and routing, passing NIST, AIS-31, TESTU01 statistical test suites and a series of other performance tests without post-processing. The experimental results reveal that the suggested design consumes only 19 LUTs, 8 DFFs, and 4 MUXs to provide random numbers with up to 380 Mbps throughput, which demonstrates highly efficient resource utilization compared to advanced published TRNGs.</div></div>","PeriodicalId":54973,"journal":{"name":"Integration-The Vlsi Journal","volume":"102 ","pages":"Article 102380"},"PeriodicalIF":2.2000,"publicationDate":"2025-02-08","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Integration-The Vlsi Journal","FirstCategoryId":"5","ListUrlMain":"https://www.sciencedirect.com/science/article/pii/S0167926025000379","RegionNum":3,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q3","JCRName":"COMPUTER SCIENCE, HARDWARE & ARCHITECTURE","Score":null,"Total":0}
引用次数: 0

Abstract

True random number generator is a crucial hardware system component that is widely used in the fields of cryptographic communication, key generation, statistical simulation, and secure authentication. However, the related TRNG suffers from low throughput and high resource overhead due to relying on a single entropy source. To address this issue, a TRNG circuit implementation scheme based on a MUX-XOR gate cell (MX-cell) is proposed, which uses the switching characteristics of the MUX and the XOR gate to generate metastability and jitter to develop a hybrid entropy source. It further enables the dynamic superposition of entropy sources under prescribed conditions, which improves the TRNG throughput while reducing the resource overhead. The proposed TRNG is implemented on Xilinx Artix-7 and Kintex-7 FPGAs with automatic placement and routing, passing NIST, AIS-31, TESTU01 statistical test suites and a series of other performance tests without post-processing. The experimental results reveal that the suggested design consumes only 19 LUTs, 8 DFFs, and 4 MUXs to provide random numbers with up to 380 Mbps throughput, which demonstrates highly efficient resource utilization compared to advanced published TRNGs.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
求助全文
约1分钟内获得全文 去求助
来源期刊
Integration-The Vlsi Journal
Integration-The Vlsi Journal 工程技术-工程:电子与电气
CiteScore
3.80
自引率
5.30%
发文量
107
审稿时长
6 months
期刊介绍: Integration''s aim is to cover every aspect of the VLSI area, with an emphasis on cross-fertilization between various fields of science, and the design, verification, test and applications of integrated circuits and systems, as well as closely related topics in process and device technologies. Individual issues will feature peer-reviewed tutorials and articles as well as reviews of recent publications. The intended coverage of the journal can be assessed by examining the following (non-exclusive) list of topics: Specification methods and languages; Analog/Digital Integrated Circuits and Systems; VLSI architectures; Algorithms, methods and tools for modeling, simulation, synthesis and verification of integrated circuits and systems of any complexity; Embedded systems; High-level synthesis for VLSI systems; Logic synthesis and finite automata; Testing, design-for-test and test generation algorithms; Physical design; Formal verification; Algorithms implemented in VLSI systems; Systems engineering; Heterogeneous systems.
期刊最新文献
JoBiS: Joint capacitance and inductance bit stuffing CAC for interposer based multi-chip Deep Learning Accelerator High throughput true random number generator based on dynamically superimposed hybrid entropy sources Chaos-based authentication of encrypted images under MQTT for IoT protocol Intra-class CutMix data augmentation based deep learning side channel attacks Performance analysis of 4:1 MUX APUF Architecture Implemented on Zynq 7000 SoC FPGA
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1