Correlations between Static Noise Margin and Single-Event-Upset Hardness for SRAM Cells

Z. Zheng, Zhentao Li, Bo Li, Jiajun Luo, Zhengsheng Han, Xinyu Liu
{"title":"Correlations between Static Noise Margin and Single-Event-Upset Hardness for SRAM Cells","authors":"Z. Zheng, Zhentao Li, Bo Li, Jiajun Luo, Zhengsheng Han, Xinyu Liu","doi":"10.1109/ICSICT49897.2020.9278363","DOIUrl":null,"url":null,"abstract":"The correlations between static noise margin (SNM) and single-event-upset (SEU) hardness for static random access memory (SRAM) cells are investigated in detail by comparing the values of the SNM with corresponding SEU thresholds of the SRAM cell for the different width values of the transistors of the cell, based on SPICE simulations. The results show that there is a positive correlation between the SNM and the SEU hardness of the cell, when the change for the widths of the two p-channel transistors is the same. At the same time, the results also reveal that a negative correlation exists between the SNM and SEU hardness of the cell, when the widths of the two n-channel transistors have the same change, and the width of the p-channel transistor is kept constant. In addition, it is also found that the cell SEU hardness is much more sensitive to the change of the width of the p-channel transistors than that of the n-channel ones, and the change in the width of the p-channel transistors is dominant in affecting the SNM, compared to that in the n-channel transistors, and hence the correlations between the SNM and SEU hardness.","PeriodicalId":6727,"journal":{"name":"2020 IEEE 15th International Conference on Solid-State & Integrated Circuit Technology (ICSICT)","volume":"33 5","pages":"1-3"},"PeriodicalIF":0.0000,"publicationDate":"2020-11-03","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2020 IEEE 15th International Conference on Solid-State & Integrated Circuit Technology (ICSICT)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICSICT49897.2020.9278363","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3

Abstract

The correlations between static noise margin (SNM) and single-event-upset (SEU) hardness for static random access memory (SRAM) cells are investigated in detail by comparing the values of the SNM with corresponding SEU thresholds of the SRAM cell for the different width values of the transistors of the cell, based on SPICE simulations. The results show that there is a positive correlation between the SNM and the SEU hardness of the cell, when the change for the widths of the two p-channel transistors is the same. At the same time, the results also reveal that a negative correlation exists between the SNM and SEU hardness of the cell, when the widths of the two n-channel transistors have the same change, and the width of the p-channel transistor is kept constant. In addition, it is also found that the cell SEU hardness is much more sensitive to the change of the width of the p-channel transistors than that of the n-channel ones, and the change in the width of the p-channel transistors is dominant in affecting the SNM, compared to that in the n-channel transistors, and hence the correlations between the SNM and SEU hardness.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
SRAM单元静态噪声裕度与单事件扰动硬度的相关性
在SPICE仿真的基础上,对静态随机存取存储器(SRAM)单元的静态噪声裕度(SNM)与单事件干扰(SEU)硬度之间的关系进行了详细的研究,并将SNM值与SRAM单元的相应SEU阈值进行了比较。结果表明,当两个p通道晶体管的宽度变化相同时,电池的SNM与SEU硬度之间存在正相关关系。同时,结果还表明,当两个n沟道晶体管宽度变化相同,p沟道晶体管宽度保持不变时,电池的SNM与SEU硬度之间存在负相关关系。此外,我们还发现单元SEU硬度对p通道晶体管宽度的变化比n通道晶体管的变化更敏感,并且与n通道晶体管相比,p通道晶体管宽度的变化是影响SNM的主要因素,因此SNM与SEU硬度之间存在相关性。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Correlations between Static Noise Margin and Single-Event-Upset Hardness for SRAM Cells Design and Implementation of a Low-cost AES Coprocessor Based on eSTT-MRAM IP A Novel Ultra-thin-barrier AlGaN/GaN MIS-gated Hybrid Anode Diode Featuring Improved High-temperature Reverse Blocking Characteristic A Novel Self-Aligned Dopant-Segregated Schottky Tunnel-FET with Asymmetry Sidewall Based on Standard CMOS Technology Unijunction Transistor on Silicon-On-Insulator Substrate
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1