Md Shakil Akter, R. Sehgal, Frank M. L. van der Goes, K. Bult
{"title":"A 66 dB SNDR pipelined split-ADC using class-AB residue amplifier with analog gain correction","authors":"Md Shakil Akter, R. Sehgal, Frank M. L. van der Goes, K. Bult","doi":"10.1109/ESSCIRC.2015.7313890","DOIUrl":null,"url":null,"abstract":"This paper proposes a class-AB residue amplifier topology that significantly improves the power efficiency of residue amplification. Due to its inherent high linearity, the amplifier can be allowed to have a reduced settling to further enhance its power efficiency while still maintaining the required linearity performance. Moreover, it enables an efficient way of correcting gain errors in the analog domain by simply tuning the bias current, without requiring any additional analog power. The digital power for calibration also becomes negligible, since the detection of gain errors can be done digitally at a slow rate. The calibration of the prototype pipelined split-ADC in a 40nm CMOS reaches convergence in only 12×103 clock cycles. The ADC achieves more than 10.3b ENOB near Nyquist input up to 106 MS/s clock speed. At 53 MS/s clock with close to Nyquist-frequency input, the ADC demonstrates an SNDR and SFDR of 66 dB and 77.3 dB respectively while consuming 9 mW of power, of which the residue amplifiers consume only 0.83 mW.","PeriodicalId":11845,"journal":{"name":"ESSCIRC Conference 2015 - 41st European Solid-State Circuits Conference (ESSCIRC)","volume":"34 5 1","pages":"315-318"},"PeriodicalIF":0.0000,"publicationDate":"2015-11-02","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"7","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"ESSCIRC Conference 2015 - 41st European Solid-State Circuits Conference (ESSCIRC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ESSCIRC.2015.7313890","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 7
Abstract
This paper proposes a class-AB residue amplifier topology that significantly improves the power efficiency of residue amplification. Due to its inherent high linearity, the amplifier can be allowed to have a reduced settling to further enhance its power efficiency while still maintaining the required linearity performance. Moreover, it enables an efficient way of correcting gain errors in the analog domain by simply tuning the bias current, without requiring any additional analog power. The digital power for calibration also becomes negligible, since the detection of gain errors can be done digitally at a slow rate. The calibration of the prototype pipelined split-ADC in a 40nm CMOS reaches convergence in only 12×103 clock cycles. The ADC achieves more than 10.3b ENOB near Nyquist input up to 106 MS/s clock speed. At 53 MS/s clock with close to Nyquist-frequency input, the ADC demonstrates an SNDR and SFDR of 66 dB and 77.3 dB respectively while consuming 9 mW of power, of which the residue amplifiers consume only 0.83 mW.