A microelectrode array with 8,640 electrodes enabling simultaneous full-frame readout at 6.5 kfps and 112-channel switch-matrix readout at 20 kS/s

X. Yuan, S. Kim, J. Juyon, M. D'Urbino, Torsten Bullmann, Yihui Chen, A. Stettler, A. Hierlemann, U. Frey
{"title":"A microelectrode array with 8,640 electrodes enabling simultaneous full-frame readout at 6.5 kfps and 112-channel switch-matrix readout at 20 kS/s","authors":"X. Yuan, S. Kim, J. Juyon, M. D'Urbino, Torsten Bullmann, Yihui Chen, A. Stettler, A. Hierlemann, U. Frey","doi":"10.1109/VLSIC.2016.7573558","DOIUrl":null,"url":null,"abstract":"CMOS microelectrode arrays allow for recording from neurons at thousands of sites. Here, we introduce the concept of a `dual-mode operation' microelectrode array, leveraging the advantages of full-frame scanning and switch-matrix array architectures into a single device. The chip was fabricated in 0.18 μm CMOS technology. Measured noise levels were 11.1 μVrms for full-frame scanning and 1.6 μVrms for switch-matrix mode at 3.3 μW and 38.1 μW per channel power consumption. Recordings of electrical activity from cultured neurons have been successfully conducted.","PeriodicalId":6512,"journal":{"name":"2016 IEEE Symposium on VLSI Circuits (VLSI-Circuits)","volume":"30 1","pages":"1-2"},"PeriodicalIF":0.0000,"publicationDate":"2016-06-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"14","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2016 IEEE Symposium on VLSI Circuits (VLSI-Circuits)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSIC.2016.7573558","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 14

Abstract

CMOS microelectrode arrays allow for recording from neurons at thousands of sites. Here, we introduce the concept of a `dual-mode operation' microelectrode array, leveraging the advantages of full-frame scanning and switch-matrix array architectures into a single device. The chip was fabricated in 0.18 μm CMOS technology. Measured noise levels were 11.1 μVrms for full-frame scanning and 1.6 μVrms for switch-matrix mode at 3.3 μW and 38.1 μW per channel power consumption. Recordings of electrical activity from cultured neurons have been successfully conducted.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
具有8,640个电极的微电极阵列,可同时以6.5 kfps的速度读出全帧,并以20 kS/s的速度读出112通道开关矩阵
CMOS微电极阵列允许记录数千个位置的神经元。在这里,我们介绍了“双模式操作”微电极阵列的概念,利用全帧扫描和开关矩阵阵列架构的优势到单个器件中。该芯片采用0.18 μm CMOS工艺制备。在每通道功耗分别为3.3 μW和38.1 μW时,全帧扫描和开关矩阵模式下的实测噪声水平分别为11.1 μVrms和1.6 μVrms。已经成功地进行了培养神经元的电活动记录。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A chopping switched-capacitor RF receiver with integrated blocker detection, +31dBm OB-IIP3, and +15dBm OB-B1dB A wireless power transfer system with enhanced response and efficiency by fully-integrated fast-tracking wireless constant-idle-time control for implants Adaptive clocking with dynamic power gating for mitigating energy efficiency & performance impacts of fast voltage droop in a 22nm graphics execution core A high-density CMOS multi-modality joint sensor/stimulator array with 1024 pixels for holistic real-time cellular characterization A microelectrode array with 8,640 electrodes enabling simultaneous full-frame readout at 6.5 kfps and 112-channel switch-matrix readout at 20 kS/s
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1