8-bit/color 1024/spl times/768 microdisplay with analog in-pixel pulse width modulation and retinal averaging offset correction

T. Blalock, N.B. Gaddis, K. Nishimura, T. Knotts
{"title":"8-bit/color 1024/spl times/768 microdisplay with analog in-pixel pulse width modulation and retinal averaging offset correction","authors":"T. Blalock, N.B. Gaddis, K. Nishimura, T. Knotts","doi":"10.1109/VLSIC.2000.852840","DOIUrl":null,"url":null,"abstract":"A liquid-crystal-on-silicon microdisplay based on a 1024/spl times/768 2-D pixel array fabricated in a digital 0.35 /spl mu/m CMOS process displays images with a color depth of 8-bits/color. The pixel pitch is 22 /spl mu/m and the total chip area is 214 mm/sup 2/. Pixel brightness is controlled by modulating the pulse width of the pixel voltage drive signal with an in-pixel analog pulse width modulation (PWM) circuit which utilizes human optic nerve spatio-temporal averaging to eliminate comparator offset. The 16 million transistor chip displays images at a maximum rate of 85 Hz and has a power dissipation of 200 mW from a single 3.3 V supply.","PeriodicalId":6361,"journal":{"name":"2000 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.00CH37103)","volume":"4 1","pages":"20-23"},"PeriodicalIF":0.0000,"publicationDate":"2000-06-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2000 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.00CH37103)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSIC.2000.852840","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

A liquid-crystal-on-silicon microdisplay based on a 1024/spl times/768 2-D pixel array fabricated in a digital 0.35 /spl mu/m CMOS process displays images with a color depth of 8-bits/color. The pixel pitch is 22 /spl mu/m and the total chip area is 214 mm/sup 2/. Pixel brightness is controlled by modulating the pulse width of the pixel voltage drive signal with an in-pixel analog pulse width modulation (PWM) circuit which utilizes human optic nerve spatio-temporal averaging to eliminate comparator offset. The 16 million transistor chip displays images at a maximum rate of 85 Hz and has a power dissipation of 200 mW from a single 3.3 V supply.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
8位/色1024/spl次/768微显示器,具有模拟像素内脉宽调制和视网膜平均偏移校正
采用0.35 /spl μ m CMOS工艺制作的基于1024/spl倍/768二维像素阵列的液晶硅微显示器,显示的图像颜色深度为8位/色。像素间距为22 /spl mu/m,总芯片面积为214 mm/sup 2/。像素亮度是通过像素内模拟脉宽调制(PWM)电路调制像素电压驱动信号的脉宽来控制的,该电路利用人视神经时空平均来消除比较器偏移。这款1600万晶体管芯片的最大显示速率为85 Hz,单3.3 V电源的功耗为200 mW。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A translinear-based chip for linear LINC transmitters A 200 MHz, 3 mW, 16-tap mixed-signal FIR filter Sub 1-V 5-GHz-band up- and down-conversion mixer cores in 0.35-/spl mu/m CMOS A skew and jitter suppressed DLL architecture for high frequency DDR SDRAMs A wide-band direct conversion receiver with on-chip A/D converters
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1