Design of A Wide-Range PLL Based on Dual VCO Technique for Sub-1G IoT Application

Ming Wang, Miao-Xing Xie, Xianglong Li, Yabin Sun, Xiaojin Li, Yanfang Ding, Yanling Shi
{"title":"Design of A Wide-Range PLL Based on Dual VCO Technique for Sub-1G IoT Application","authors":"Ming Wang, Miao-Xing Xie, Xianglong Li, Yabin Sun, Xiaojin Li, Yanfang Ding, Yanling Shi","doi":"10.1109/ICSICT49897.2020.9278135","DOIUrl":null,"url":null,"abstract":"A wide-range charge pump phase-locked loop (CPPLL) for Sub-1G Internet-of-Things (IoT) application is proposed in this paper. Dual voltage-controlled oscillator (VCO) technique is adopted to achieve wide frequency tuning range. In addition, the Kvcocompensation method is also employed to stabilize Kvcoin the entire frequency tuning range, combined with dual VCO structure. The design has been fabricated in CMOS 0.11 µm technology and the presented PLL achieved a wide frequency tuning range from 54.8MHz to 1.086GHz, with die area of 0.8 mm2. The measured phase noise is -85.92dBc/Hz and -116.23dBc/Hz at 100kHz and 1MHz, respectively, and the measured reference spur is -63dBc at 24MHz.","PeriodicalId":6727,"journal":{"name":"2020 IEEE 15th International Conference on Solid-State & Integrated Circuit Technology (ICSICT)","volume":"30 1","pages":"1-3"},"PeriodicalIF":0.0000,"publicationDate":"2020-11-03","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2020 IEEE 15th International Conference on Solid-State & Integrated Circuit Technology (ICSICT)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICSICT49897.2020.9278135","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

Abstract

A wide-range charge pump phase-locked loop (CPPLL) for Sub-1G Internet-of-Things (IoT) application is proposed in this paper. Dual voltage-controlled oscillator (VCO) technique is adopted to achieve wide frequency tuning range. In addition, the Kvcocompensation method is also employed to stabilize Kvcoin the entire frequency tuning range, combined with dual VCO structure. The design has been fabricated in CMOS 0.11 µm technology and the presented PLL achieved a wide frequency tuning range from 54.8MHz to 1.086GHz, with die area of 0.8 mm2. The measured phase noise is -85.92dBc/Hz and -116.23dBc/Hz at 100kHz and 1MHz, respectively, and the measured reference spur is -63dBc at 24MHz.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
基于双VCO技术的亚1g物联网宽量程锁相环设计
提出了一种适用于Sub-1G物联网(IoT)应用的宽范围电荷泵锁相环(CPPLL)。采用双压控振荡器(VCO)技术实现宽频率调谐范围。此外,结合双VCO结构,还采用了kvco补偿方法来稳定整个频率调谐范围内的Kvcoin。该锁相环采用CMOS 0.11µm工艺,实现了从54.8MHz到1.086GHz的宽频率调谐范围,芯片面积为0.8 mm2。在100kHz和1MHz时测得的相位噪声分别为-85.92dBc/Hz和-116.23dBc/Hz,在24MHz时测得的参考杂散为-63dBc。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Correlations between Static Noise Margin and Single-Event-Upset Hardness for SRAM Cells Design and Implementation of a Low-cost AES Coprocessor Based on eSTT-MRAM IP A Novel Ultra-thin-barrier AlGaN/GaN MIS-gated Hybrid Anode Diode Featuring Improved High-temperature Reverse Blocking Characteristic A Novel Self-Aligned Dopant-Segregated Schottky Tunnel-FET with Asymmetry Sidewall Based on Standard CMOS Technology Unijunction Transistor on Silicon-On-Insulator Substrate
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1