Neural Network Design via Voltage-based Resistive Processing Unit and Diode Activation Function - A New Architecture

Yung-Ting Hsieh, Khizar Anjum, Songjun Huang, Indraneel S. Kulkarni, D. Pompili
{"title":"Neural Network Design via Voltage-based Resistive Processing Unit and Diode Activation Function - A New Architecture","authors":"Yung-Ting Hsieh, Khizar Anjum, Songjun Huang, Indraneel S. Kulkarni, D. Pompili","doi":"10.1109/MWSCAS47672.2021.9531917","DOIUrl":null,"url":null,"abstract":"In recent years, the architecture based on Resistive Processing Unit (RPU) has become a hot topic due to its potential to accelerate training of a Neural Network (NN). However, attempts to realize the RPU concept based on non-volatile memory technology face a myriad of technological and physical constraints. The theoretical concept of crossbar array is nearly impossible to implement in the real world without certain tweaks. Hence, we propose an Voltage output Complementary Metal Oxide Semiconductor (CMOS)-based RPU design VRPU, which is used to build a neural network. We also introduce a novel diode-based circuit to behave as a non-linear activation function, which consists of a single Diode (D) and Diode Pair (DP). The proposed VRPU design when tested with MNIST dataset for hidden layer and output layer combinations of ReLU+Sigmoid, D+Sigmoid, ReLU+DP, D+DP (low temperature) and D+DP (high temperature) resulted in accuracies of 94.29%, 95.90%, 95.53%, 96.75% and 96.57% respectively corroborating the merits of the proposed design.","PeriodicalId":6792,"journal":{"name":"2021 IEEE International Midwest Symposium on Circuits and Systems (MWSCAS)","volume":"1 1","pages":"59-62"},"PeriodicalIF":0.0000,"publicationDate":"2021-08-09","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"4","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2021 IEEE International Midwest Symposium on Circuits and Systems (MWSCAS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/MWSCAS47672.2021.9531917","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 4

Abstract

In recent years, the architecture based on Resistive Processing Unit (RPU) has become a hot topic due to its potential to accelerate training of a Neural Network (NN). However, attempts to realize the RPU concept based on non-volatile memory technology face a myriad of technological and physical constraints. The theoretical concept of crossbar array is nearly impossible to implement in the real world without certain tweaks. Hence, we propose an Voltage output Complementary Metal Oxide Semiconductor (CMOS)-based RPU design VRPU, which is used to build a neural network. We also introduce a novel diode-based circuit to behave as a non-linear activation function, which consists of a single Diode (D) and Diode Pair (DP). The proposed VRPU design when tested with MNIST dataset for hidden layer and output layer combinations of ReLU+Sigmoid, D+Sigmoid, ReLU+DP, D+DP (low temperature) and D+DP (high temperature) resulted in accuracies of 94.29%, 95.90%, 95.53%, 96.75% and 96.57% respectively corroborating the merits of the proposed design.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
基于电压电阻处理单元和二极管激活函数的神经网络设计——一种新的体系结构
近年来,基于电阻处理单元(RPU)的体系结构因其具有加速神经网络训练的潜力而成为一个热门话题。然而,试图实现基于非易失性存储器技术的RPU概念面临着无数的技术和物理限制。横杆阵列的理论概念几乎不可能在现实世界中实现,如果没有一定的调整。因此,我们提出了一种基于CMOS (Voltage output Complementary Metal Oxide Semiconductor)的RPU设计VRPU,用于构建神经网络。我们还介绍了一种新的基于二极管的非线性激活函数电路,它由单个二极管(D)和二极管对(DP)组成。利用MNIST数据集对ReLU+Sigmoid、D+Sigmoid、ReLU+DP、D+DP(低温)和D+DP(高温)的隐藏层和输出层组合进行了测试,准确率分别为94.29%、95.90%、95.53%、96.75%和96.57%,验证了所提VRPU设计的优点。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Hybrid Frequency Domain Simulation Method to Speed-up Analysis of Injection Locked Oscillators SaFIoV: A Secure and Fast Communication in Fog-based Internet-of-Vehicles using SDN and Blockchain Capacitor-Less Memristive Integrate-and-Fire Neuron with Stochastic Behavior Polynomial Filters with Controllable Overshoot In Their Step Transient Responses A low kickback noise and low power dynamic comparator
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1