Stress memorization in high-performance FDSOI devices with ultra-thin silicon channels and 25nm gate lengths

D. V. Singh, J. Sleight, J. Hergenrother, Z. Ren, K. Jenkins, O. Dokumaci, L. Black, J.B. Chang, H. Nakayama, D. Chidambarrao, R. Venigalla, J. Pan, W. Natzle, B. Tessier, A. Nomura, J. Ott, M. Ieong, W. Haensch
{"title":"Stress memorization in high-performance FDSOI devices with ultra-thin silicon channels and 25nm gate lengths","authors":"D. V. Singh, J. Sleight, J. Hergenrother, Z. Ren, K. Jenkins, O. Dokumaci, L. Black, J.B. Chang, H. Nakayama, D. Chidambarrao, R. Venigalla, J. Pan, W. Natzle, B. Tessier, A. Nomura, J. Ott, M. Ieong, W. Haensch","doi":"10.1109/IEDM.2005.1609392","DOIUrl":null,"url":null,"abstract":"We report for the first time, the effect of stress memorization (SM), and the combined effects of SM and dual stress liner (DSL) on high performance fully-depleted ultra-thin channel devices with a raised source/drain architecture and channel thickness of 18nm. SM results in significant drive current and mobility enhancement, comparable to that obtained using the DSL approach. Stress transfer to the channel during SM likely occurs through the poly-gate, becoming more effective as the body is thinned. Combining SM and DSL results in a net gain that is substantially larger than that obtained using each technique separately","PeriodicalId":13071,"journal":{"name":"IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest.","volume":"132 1","pages":"505-508"},"PeriodicalIF":0.0000,"publicationDate":"2005-12-05","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"15","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest.","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IEDM.2005.1609392","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 15

Abstract

We report for the first time, the effect of stress memorization (SM), and the combined effects of SM and dual stress liner (DSL) on high performance fully-depleted ultra-thin channel devices with a raised source/drain architecture and channel thickness of 18nm. SM results in significant drive current and mobility enhancement, comparable to that obtained using the DSL approach. Stress transfer to the channel during SM likely occurs through the poly-gate, becoming more effective as the body is thinned. Combining SM and DSL results in a net gain that is substantially larger than that obtained using each technique separately
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
具有超薄硅通道和25nm栅极长度的高性能FDSOI器件的应力记忆
我们首次报道了应力记忆(SM)以及SM和双应力衬里(DSL)对具有凸源/漏极结构和通道厚度为18nm的高性能全耗尽超薄通道器件的综合影响。SM可以显著提高驱动电流和迁移率,与使用DSL方法获得的结果相当。在SM过程中,应力传递到通道可能通过多通道发生,随着身体变瘦而变得更有效。结合SM和DSL的净增益大大大于单独使用每种技术所获得的增益
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
High performance CMOSFET technology for 45nm generation and scalability of stress-induced mobility enhancement technique Light emitting silicon nanostructures A 65nm NOR flash technology with 0.042/spl mu/m/sup 2/ cell size for high performance multilevel application Interface states as an active component for 20 nm gate-length planar MOSFET with electrostatic channel extension (ESCE) An intra-chip electro-optical channel based on CMOS single photon detectors
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1