Integration of Cu and extra low-k dielectric (k=2.5/spl sim/2.2) for 65/45/32nm generations

Y. Su, J. Shieh, J.S. Tsai, C. Ting, C.H. Lin, C. Chou, J.W. Hsu, S. Jang, M. Liang
{"title":"Integration of Cu and extra low-k dielectric (k=2.5/spl sim/2.2) for 65/45/32nm generations","authors":"Y. Su, J. Shieh, J.S. Tsai, C. Ting, C.H. Lin, C. Chou, J.W. Hsu, S. Jang, M. Liang","doi":"10.1109/IEDM.2005.1609273","DOIUrl":null,"url":null,"abstract":"This paper investigated various approaches to integrate Cu and extra low-k dielectric (ELK, k=2.5~2.2) for dual damascene fabrication. We demonstrate a trench-first hard mask process flow without k degradation by ash-free process and a novel pore sealing technique. In addition, we have extended this pore sealing concept to a via-first PR mask approach for porous ELK of 2.2. Both optimized hard mask and PR mask process flows are demonstrated promising for Cu/ELK integration for 65/45/32nm generations","PeriodicalId":13071,"journal":{"name":"IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest.","volume":"24 1","pages":"4 pp.-88"},"PeriodicalIF":0.0000,"publicationDate":"2005-12-05","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest.","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IEDM.2005.1609273","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

Abstract

This paper investigated various approaches to integrate Cu and extra low-k dielectric (ELK, k=2.5~2.2) for dual damascene fabrication. We demonstrate a trench-first hard mask process flow without k degradation by ash-free process and a novel pore sealing technique. In addition, we have extended this pore sealing concept to a via-first PR mask approach for porous ELK of 2.2. Both optimized hard mask and PR mask process flows are demonstrated promising for Cu/ELK integration for 65/45/32nm generations
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
集成Cu和超低k介电(k=2.5/spl sim/2.2),适用于65/45/32nm世代
本文研究了将Cu和特低k介电介质(ELK, k=2.5~2.2)集成到双大马士革材料中的各种方法。我们展示了一种无灰工艺无k降解的沟槽优先硬掩膜工艺流程和一种新的孔隙密封技术。此外,我们已经将这种孔隙密封概念扩展到通过优先PR掩膜方法,用于多孔ELK为2.2。经过优化的硬掩膜和PR掩膜工艺流程都被证明有希望用于65/45/32nm代的Cu/ELK集成
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
High performance CMOSFET technology for 45nm generation and scalability of stress-induced mobility enhancement technique Light emitting silicon nanostructures A 65nm NOR flash technology with 0.042/spl mu/m/sup 2/ cell size for high performance multilevel application Interface states as an active component for 20 nm gate-length planar MOSFET with electrostatic channel extension (ESCE) An intra-chip electro-optical channel based on CMOS single photon detectors
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1