A 1 V 1.2 /spl mu/W 4th order bandpass switched-opamp SC filter for a cardiac pacer sensing stage

2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353) Pub Date : 2000-05-28 DOI:10.1109/ISCAS.2000.856024

A. Baschirotto, D. Bijno, R. Castello, F. Montecchi

引用次数: 11

Abstract

A 4th-order bandpass switched-capacitor (SC) filter to be used as a part of an implantable device has been designed. The power consumption reduction is a key feature of such a system. This has been achieved by using a 1 V supply (SC operation are guaranteed by using the switched-opamp technique). In addition the active devices operate in the subthreshold region. The filter uses a fully differential topology to reduce the clock feedthrough noise and increase the dynamic range. The filter has been designed in a 0.35 /spl mu/m CMOS technology. It operates at 1 kHz sampling frequency and it consumes about 1.2 /spl mu/W.

查看原文

微信好友朋友圈 QQ好友复制链接

本刊更多论文

用于心脏起搏器传感级的1 V 1.2 /spl mu/W 4阶带通开关运放SC滤波器

设计了一种用于可植入器件的四阶带通开关电容滤波器。功耗降低是这种系统的一个关键特征。这是通过使用1v电源实现的(使用开关运放技术保证SC操作)。此外，有源设备在阈下区域中工作。该滤波器采用全差分拓扑结构，降低了时钟馈通噪声，增加了动态范围。该滤波器采用0.35 /spl μ m CMOS工艺设计。它以1khz采样频率工作，功耗约为1.2 /spl mu/W。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

求助全文

约1分钟内获得全文去求助

来源期刊

2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353)

自引率

0.00%

发文量

期刊最新文献

A novel class A CMOS current conveyor Adaptive envelope-constrained filter design Phenomenological model of false lock in the sampling phase-locked loop A novel two-port 6T CMOS SRAM cell structure for low-voltage VLSI SRAM with single-bit-line simultaneous read-and-write access (SBLSRWA) capability Real-time calculus for scheduling hard real-time systems