A high speed wide band low phase noise multi-mode frequency divider for DRM/DAB/AM/FM frequency synthesizer

L. Xuemei, Wang Zhigong, Wang Keping
{"title":"A high speed wide band low phase noise multi-mode frequency divider for DRM/DAB/AM/FM frequency synthesizer","authors":"L. Xuemei, Wang Zhigong, Wang Keping","doi":"10.1109/EDSSC.2011.6117667","DOIUrl":null,"url":null,"abstract":"The implementation of a high-speed wide band low phase noise multi-mode frequency divider (MMFD) for a DRM/DAB frequency synthesizer is described. According to the characteristics of each part, novel SCL and CMOS static flip-flop DFF are applied. Realized in a 0.18-µm RF CMOS technology, the core area of the MMFD is 745 µm×705 µm, including buffer and pads. Post simulated results show that its operation frequency ranging is from 2.2GHz to 3.1 GHz, and phase noise of the MMFD is •134dBc/Hz at 10 kHz offset. The maximum core power consumption is 24.6 mA at a 1.8V power supply.","PeriodicalId":6363,"journal":{"name":"2011 IEEE International Conference of Electron Devices and Solid-State Circuits","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2011-12-29","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2011 IEEE International Conference of Electron Devices and Solid-State Circuits","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/EDSSC.2011.6117667","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

The implementation of a high-speed wide band low phase noise multi-mode frequency divider (MMFD) for a DRM/DAB frequency synthesizer is described. According to the characteristics of each part, novel SCL and CMOS static flip-flop DFF are applied. Realized in a 0.18-µm RF CMOS technology, the core area of the MMFD is 745 µm×705 µm, including buffer and pads. Post simulated results show that its operation frequency ranging is from 2.2GHz to 3.1 GHz, and phase noise of the MMFD is •134dBc/Hz at 10 kHz offset. The maximum core power consumption is 24.6 mA at a 1.8V power supply.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
用于DRM/DAB/AM/FM频率合成器的高速宽带低相位噪声多模分频器
介绍了一种用于DRM/DAB频率合成器的高速宽带低相位噪声多模分频器的实现方法。根据各部分的特点,采用了新型的SCL和CMOS静态触发器DFF。MMFD采用0.18µm RF CMOS技术实现,核心面积为745µm×705µm,包括缓冲器和焊盘。后置仿真结果表明,MMFD工作频率范围为2.2GHz ~ 3.1 GHz,在10 kHz偏置时相位噪声为134dBc/Hz。在1.8V电源下,最大芯线功耗为24.6 mA。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Copyright page Breakdown voltage enhancement for power AlGaN/GaN HEMTs with Air-bridge Field Plate 3D modeling of CMOS image sensor: From process to opto-electronic response A novel compact isolated structure for 600V Gate Drive IC Nd-doped Bismuth Titanate based ferroelectric field effect transistor: Design, fabrication, and optimization
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1