Non-trimmable LC oscillator for all CMOS frequency control

Philipp Greiner, J. Grosinger, C. Steffan, G. Holweg, W. Bösch
{"title":"Non-trimmable LC oscillator for all CMOS frequency control","authors":"Philipp Greiner, J. Grosinger, C. Steffan, G. Holweg, W. Bösch","doi":"10.1109/ESSCIRC.2015.7313848","DOIUrl":null,"url":null,"abstract":"A fully integrated all CMOS oscillator frequency reference is presented that is suitable for crystal replacement in relaxed requirement applications. The frequency reference constitutes a new approach of CMOS frequency control based on a reference-less non-trimmable LC oscillator (LCO) with a resonance frequency of approximately 3.15 GHz and a low jitter fractional divider. The fractional frequency divider consists of an integer divider and a programmable delay and thus provides a wide range of possible output frequencies from 1 to 180 MHz. A complex control logic comprising a nonvolatile memory (NVM) performs the calibration, frequency setup, and temperature compensation of the device. A planar magnetic decoupling structure is used to reduce the sensitivity of the LCO to its environment. This implementation allows the assembly of the LCO chip in a standard plastic package without using a Faraday shield. The device achieves an initial frequency stability of ±50 ppm over a temperature region of -20 to 85°C. The presented architecture overall dissipates 6.5mA from a 1.8-3.6V power supply (buffer neglected) and is competitive to already existing integer divider based LCO frequency reference realisations.","PeriodicalId":11845,"journal":{"name":"ESSCIRC Conference 2015 - 41st European Solid-State Circuits Conference (ESSCIRC)","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2015-11-02","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"4","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"ESSCIRC Conference 2015 - 41st European Solid-State Circuits Conference (ESSCIRC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ESSCIRC.2015.7313848","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 4

Abstract

A fully integrated all CMOS oscillator frequency reference is presented that is suitable for crystal replacement in relaxed requirement applications. The frequency reference constitutes a new approach of CMOS frequency control based on a reference-less non-trimmable LC oscillator (LCO) with a resonance frequency of approximately 3.15 GHz and a low jitter fractional divider. The fractional frequency divider consists of an integer divider and a programmable delay and thus provides a wide range of possible output frequencies from 1 to 180 MHz. A complex control logic comprising a nonvolatile memory (NVM) performs the calibration, frequency setup, and temperature compensation of the device. A planar magnetic decoupling structure is used to reduce the sensitivity of the LCO to its environment. This implementation allows the assembly of the LCO chip in a standard plastic package without using a Faraday shield. The device achieves an initial frequency stability of ±50 ppm over a temperature region of -20 to 85°C. The presented architecture overall dissipates 6.5mA from a 1.8-3.6V power supply (buffer neglected) and is competitive to already existing integer divider based LCO frequency reference realisations.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
非可调LC振荡器的所有CMOS频率控制
提出了一种完全集成的全CMOS振荡器频率基准,适用于要求较低的晶体替换应用。该频率基准构成了一种基于谐振频率约为3.15 GHz的无基准不可调谐LC振荡器(LCO)和低抖动分数分频器的CMOS频率控制新方法。分数分频器由整数分频器和可编程延迟组成,因此提供从1到180 MHz的广泛可能输出频率。由非易失性存储器(NVM)组成的复杂控制逻辑执行设备的校准,频率设置和温度补偿。采用平面磁去耦结构降低了LCO对环境的敏感性。这种实现允许在不使用法拉第屏蔽的情况下在标准塑料封装中组装LCO芯片。该设备在-20至85°C的温度范围内实现±50 ppm的初始频率稳定性。所提出的架构总体功耗为6.5mA,来自1.8-3.6V电源(缓冲器忽略),与现有的基于整数分频器的LCO频率参考实现具有竞争力。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Theoretical analyses and modeling for nanoelectronics A 66 dB SNDR pipelined split-ADC using class-AB residue amplifier with analog gain correction Suppression of VCO pulling effects using even-harmonic quiet transmitting circuits A 6-bit 10-GS/s 63-mW 4x TI time-domain interpolating flash ADC in 65-nm CMOS A 0.01 mm2 fully-differential 2-stage amplifier with reference-free CMFB using an architecture-switching-scheme for bandwidth variation
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1