Slope only sense amplifier with 4.5ns sense delay for 8Mbit memory sector, employing in situ current monitoring with 66% write speed improvement in 40nm embedded flash for automotive
Mihail Jefremow, D. Schmitt-Landsiedel, T. Kern, M. Stiftinger, Christoph Roll
{"title":"Slope only sense amplifier with 4.5ns sense delay for 8Mbit memory sector, employing in situ current monitoring with 66% write speed improvement in 40nm embedded flash for automotive","authors":"Mihail Jefremow, D. Schmitt-Landsiedel, T. Kern, M. Stiftinger, Christoph Roll","doi":"10.1109/ESSCIRC.2015.7313896","DOIUrl":null,"url":null,"abstract":"This paper proposes two new design techniques, the slope sense amplifier (S-SA) circuit combined with in situ current monitoring (ISCM) implemented in a 40nm embedded FLASH technology. S-SA reduces the sense delay time below 4.5ns thereby enabling a sub 10ns read access time operation for an 8Mbit memory sector. It also provides a power reduction of more than 40% and reduces the occupied area of the sensing circuits by 50%. The S-SA enables a reduced signal development time on the BL increases the read window by 50%. In addition the ISCM improves the write performance by a factor of at least 1.6.","PeriodicalId":11845,"journal":{"name":"ESSCIRC Conference 2015 - 41st European Solid-State Circuits Conference (ESSCIRC)","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2015-11-02","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"ESSCIRC Conference 2015 - 41st European Solid-State Circuits Conference (ESSCIRC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ESSCIRC.2015.7313896","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0
Abstract
This paper proposes two new design techniques, the slope sense amplifier (S-SA) circuit combined with in situ current monitoring (ISCM) implemented in a 40nm embedded FLASH technology. S-SA reduces the sense delay time below 4.5ns thereby enabling a sub 10ns read access time operation for an 8Mbit memory sector. It also provides a power reduction of more than 40% and reduces the occupied area of the sensing circuits by 50%. The S-SA enables a reduced signal development time on the BL increases the read window by 50%. In addition the ISCM improves the write performance by a factor of at least 1.6.