From devices to circuits: modelling the performance of 5nm nanosheets

A. Brown, Liping Wang, P. Asenov, F. Klüpfel, B. Cheng, S. Martinie, O. Rozeau, S. Barraud, J. Barbe, C. Millar, J. Lorenz
{"title":"From devices to circuits: modelling the performance of 5nm nanosheets","authors":"A. Brown, Liping Wang, P. Asenov, F. Klüpfel, B. Cheng, S. Martinie, O. Rozeau, S. Barraud, J. Barbe, C. Millar, J. Lorenz","doi":"10.1109/SISPAD.2019.8870357","DOIUrl":null,"url":null,"abstract":"A simulation flow for design-technology co-optimisation using 5nm stacked nanowires is presented. The effect of variation in key process parameters on the behaviour of benchmark circuits is examined through the use of variability-aware compact models, accounting for both global and local variability.","PeriodicalId":6755,"journal":{"name":"2019 International Conference on Simulation of Semiconductor Processes and Devices (SISPAD)","volume":"15 1","pages":"1-4"},"PeriodicalIF":0.0000,"publicationDate":"2019-09-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2019 International Conference on Simulation of Semiconductor Processes and Devices (SISPAD)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SISPAD.2019.8870357","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

A simulation flow for design-technology co-optimisation using 5nm stacked nanowires is presented. The effect of variation in key process parameters on the behaviour of benchmark circuits is examined through the use of variability-aware compact models, accounting for both global and local variability.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
从器件到电路:模拟5nm纳米片的性能
提出了一种利用5nm堆叠纳米线进行设计-技术协同优化的仿真流程。关键过程参数变化对基准电路行为的影响通过使用可变感知紧凑模型进行检查,考虑全局和局部可变性。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Effect of Stacking Faults on the Thermoelectric Figure of Merit of Si Nanowires Effect of Trap on Carrier Transport in InAs FET with Al2 O3 Oxide: DFT-based NEGF simulations Defect creation and Diffusion under electric fields from first-principles: the prototypical case of silicon dioxide Quantum Transport Simulations of the Zero Temperature Coefficient in Gate-all-around Nanowire pFETs Electronic and structural properties of interstitial titanium in crystalline silicon from first-principles simulations
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1