Jianhong Xiao, Weinan Gao, Xiaojing Xu, D. Chang, Jiang Cao, R. Sun, Vijayaramalingam Periasamy, N. Wang, Xi Chen, G. Unruh, Takayuki Hayashi, T. Chih, L. Krishnan, Kuo-Ken Huang, Sunny Raj Dommaraju, Guowen Wei, B. Shen, Ardie G. Venes, D. Koh, J. Chang
{"title":"A 180 mW multistandard TV tuner in 28 nm CMOS","authors":"Jianhong Xiao, Weinan Gao, Xiaojing Xu, D. Chang, Jiang Cao, R. Sun, Vijayaramalingam Periasamy, N. Wang, Xi Chen, G. Unruh, Takayuki Hayashi, T. Chih, L. Krishnan, Kuo-Ken Huang, Sunny Raj Dommaraju, Guowen Wei, B. Shen, Ardie G. Venes, D. Koh, J. Chang","doi":"10.1109/VLSIC.2016.7573502","DOIUrl":null,"url":null,"abstract":"A 28 nm CMOS multistandard TV tuner is presented. A power-efficient RF front end and >80 dB dynamic range ΔΣ ADC, together with a smart AGC algorithm, enable this tuner to achieve 64 dB ATSC A/74 N+6 ACI while dissipating only 180 mW. A baseband resistor weighting harmonic rejection mixer clocked by a 7-13.6 GHz PLL and single-edge-triggered shift registers achieves >58 dB harmonic rejection ratio at frequencies up to 827 MHz.","PeriodicalId":6512,"journal":{"name":"2016 IEEE Symposium on VLSI Circuits (VLSI-Circuits)","volume":"29 1","pages":"1-2"},"PeriodicalIF":0.0000,"publicationDate":"2016-06-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2016 IEEE Symposium on VLSI Circuits (VLSI-Circuits)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSIC.2016.7573502","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2
Abstract
A 28 nm CMOS multistandard TV tuner is presented. A power-efficient RF front end and >80 dB dynamic range ΔΣ ADC, together with a smart AGC algorithm, enable this tuner to achieve 64 dB ATSC A/74 N+6 ACI while dissipating only 180 mW. A baseband resistor weighting harmonic rejection mixer clocked by a 7-13.6 GHz PLL and single-edge-triggered shift registers achieves >58 dB harmonic rejection ratio at frequencies up to 827 MHz.
京公网安备 11010802042870号
京ICP备2023020795号-1
分享
求助内容：
应助结果提醒方式：
扫码关注我们
