A fully integrated 28nm Bluetooth Low-Energy transmitter with 36% system efficiency at 3dBm

F. Kuo, M. Babaie, H. Chen, K. Yen, Jinn-Yeh Chien, Lan-chou Cho, F. Kuo, C. Jou, F. Hsueh, R. Staszewski
{"title":"A fully integrated 28nm Bluetooth Low-Energy transmitter with 36% system efficiency at 3dBm","authors":"F. Kuo, M. Babaie, H. Chen, K. Yen, Jinn-Yeh Chien, Lan-chou Cho, F. Kuo, C. Jou, F. Hsueh, R. Staszewski","doi":"10.1109/ESSCIRC.2015.7313901","DOIUrl":null,"url":null,"abstract":"We propose a new transmitter (TX) architecture for ultra-low power radios. An all-digital PLL employs a digitally controlled oscillator with switching current sources to reduce supply voltage and power without sacrificing its phase noise and startup margins. It also reduces 1/f noise allowing the ADPLL, after settling, to reduce its sampling rate or shut it off entirely during direct DCO data modulation. The switching power amplifier integrates its matching network while operating in class-E/F2 to maximally enhance its efficiency. The transmitter is realized in 28nm CMOS and satisfies all metal density and other manufacturing rules. It consumes 3.6 mW/5.5mW while delivering 0dBm/3 dBm RF power in Bluetooth Low-Energy.","PeriodicalId":11845,"journal":{"name":"ESSCIRC Conference 2015 - 41st European Solid-State Circuits Conference (ESSCIRC)","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2015-09-18","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"7","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"ESSCIRC Conference 2015 - 41st European Solid-State Circuits Conference (ESSCIRC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ESSCIRC.2015.7313901","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 7

Abstract

We propose a new transmitter (TX) architecture for ultra-low power radios. An all-digital PLL employs a digitally controlled oscillator with switching current sources to reduce supply voltage and power without sacrificing its phase noise and startup margins. It also reduces 1/f noise allowing the ADPLL, after settling, to reduce its sampling rate or shut it off entirely during direct DCO data modulation. The switching power amplifier integrates its matching network while operating in class-E/F2 to maximally enhance its efficiency. The transmitter is realized in 28nm CMOS and satisfies all metal density and other manufacturing rules. It consumes 3.6 mW/5.5mW while delivering 0dBm/3 dBm RF power in Bluetooth Low-Energy.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
完全集成的28纳米蓝牙低功耗发射器,在3dBm时系统效率为36%
我们提出了一种新的超低功率无线电发射机(TX)架构。全数字锁相环采用带有开关电流源的数字控制振荡器,在不牺牲相位噪声和启动裕度的情况下降低电源电压和功率。它还降低了1/f噪声,允许ADPLL在沉降后降低其采样率或在直接DCO数据调制期间完全关闭它。开关功率放大器在e /F2类工作的同时集成了匹配网络,最大限度地提高了效率。发射器采用28nm CMOS实现,满足所有金属密度和其他制造规则。它消耗3.6 mW/5.5mW,同时在蓝牙低功耗中提供0dBm/ 3dbm射频功率。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Theoretical analyses and modeling for nanoelectronics A 66 dB SNDR pipelined split-ADC using class-AB residue amplifier with analog gain correction Suppression of VCO pulling effects using even-harmonic quiet transmitting circuits A 6-bit 10-GS/s 63-mW 4x TI time-domain interpolating flash ADC in 65-nm CMOS A 0.01 mm2 fully-differential 2-stage amplifier with reference-free CMFB using an architecture-switching-scheme for bandwidth variation
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1