Counter dipole layer formation in SiO2/high-k/SiO2/Si gate stacks

S. Hibino, T. Nishimura, K. Nagashio, K. Kita, A. Toriumi
{"title":"Counter dipole layer formation in SiO2/high-k/SiO2/Si gate stacks","authors":"S. Hibino, T. Nishimura, K. Nagashio, K. Kita, A. Toriumi","doi":"10.1109/SNW.2012.6243325","DOIUrl":null,"url":null,"abstract":"This paper presents experimental results of the counter dipole formation in SiO<sub>2</sub>/high-k (Al<sub>2</sub>O<sub>3</sub> and Y<sub>2</sub>O<sub>3</sub>)/SiO<sub>2</sub>/Si gate stacks for the first time. The results definitely support the high-k/SiO<sub>2</sub> interface dipole layer formation in metal/high-k gate CMOS.","PeriodicalId":6402,"journal":{"name":"2012 IEEE Silicon Nanoelectronics Workshop (SNW)","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2012-06-10","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2012 IEEE Silicon Nanoelectronics Workshop (SNW)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SNW.2012.6243325","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

This paper presents experimental results of the counter dipole formation in SiO2/high-k (Al2O3 and Y2O3)/SiO2/Si gate stacks for the first time. The results definitely support the high-k/SiO2 interface dipole layer formation in metal/high-k gate CMOS.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
SiO2/高k/SiO2/Si栅极堆中反偶极子层的形成
本文首次报道了SiO2/高k (Al2O3和Y2O3)/SiO2/Si栅极堆中反偶极子形成的实验结果。结果明确支持在金属/高k栅极CMOS中形成高k/SiO2界面偶极子层。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Statistical variability study of a 10nm gate length SOI FinFET device A novel gate-all-around ultra-thin p-channel poly-Si TFT functioning as transistor and flash memory with silicon nanocrystals Quantum transport property in FETs with deterministically implanted single-arsenic ions using single-ion implantation Graphene fillers for ultra-efficient thermal interface materials Reduced drain current variability in fully depleted silicon-on-thin-BOX (SOTB) MOSFETs
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1