Memory Modeling with Dynamic Time Evolution Method for Neuromorphic Circuit Simulations

Xiaoqing Huang, Xuhui Chen, Huifang Hu, Haotian Zhong, Lining Zhang, M. Chan, Ru Huang
{"title":"Memory Modeling with Dynamic Time Evolution Method for Neuromorphic Circuit Simulations","authors":"Xiaoqing Huang, Xuhui Chen, Huifang Hu, Haotian Zhong, Lining Zhang, M. Chan, Ru Huang","doi":"10.1109/icsict49897.2020.9278379","DOIUrl":null,"url":null,"abstract":"For simulations of emerging neuromorphic circuits an analog memory modeling strategy with the dynamic time evolution method (DTEM) is reported. Dynamic state variables are needed to trace the physical quantities of the memory state representations. In a SPICE simulator time varying nodal voltages of the transient domain are capable to emulate changings of these physical quantities thus leveraging sub-circuits (SC) with additional nodes is one feasible method. To accommodate large scale simulation of neuromorphic circuits, the dynamic time evolution method is proposed to trace the varying memory states in the spiking-time-dependent-plasticity (STDP). Circuit matrix size is reduced with the DTEM implementations thus efficient simulation speedups are achieved.","PeriodicalId":6727,"journal":{"name":"2020 IEEE 15th International Conference on Solid-State & Integrated Circuit Technology (ICSICT)","volume":"1 1","pages":"1-3"},"PeriodicalIF":0.0000,"publicationDate":"2020-11-03","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2020 IEEE 15th International Conference on Solid-State & Integrated Circuit Technology (ICSICT)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/icsict49897.2020.9278379","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

For simulations of emerging neuromorphic circuits an analog memory modeling strategy with the dynamic time evolution method (DTEM) is reported. Dynamic state variables are needed to trace the physical quantities of the memory state representations. In a SPICE simulator time varying nodal voltages of the transient domain are capable to emulate changings of these physical quantities thus leveraging sub-circuits (SC) with additional nodes is one feasible method. To accommodate large scale simulation of neuromorphic circuits, the dynamic time evolution method is proposed to trace the varying memory states in the spiking-time-dependent-plasticity (STDP). Circuit matrix size is reduced with the DTEM implementations thus efficient simulation speedups are achieved.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
基于动态时间演化方法的神经形态电路记忆建模
针对新兴神经形态电路的仿真,提出了一种基于动态时间演化法的模拟记忆建模策略。需要动态状态变量来跟踪内存状态表示的物理量。在SPICE模拟器中,瞬态域的时变节点电压能够模拟这些物理量的变化,因此利用带有附加节点的子电路(SC)是一种可行的方法。为了适应神经形态电路的大规模模拟,提出了动态时间进化方法来跟踪峰值时间依赖性可塑性(STDP)中记忆状态的变化。电路矩阵的尺寸随着DTEM的实现而减小,从而实现了高效的仿真速度。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Correlations between Static Noise Margin and Single-Event-Upset Hardness for SRAM Cells Design and Implementation of a Low-cost AES Coprocessor Based on eSTT-MRAM IP A Novel Ultra-thin-barrier AlGaN/GaN MIS-gated Hybrid Anode Diode Featuring Improved High-temperature Reverse Blocking Characteristic A Novel Self-Aligned Dopant-Segregated Schottky Tunnel-FET with Asymmetry Sidewall Based on Standard CMOS Technology Unijunction Transistor on Silicon-On-Insulator Substrate
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1