Program and SILC constraints on NC memories scaling: a monte carlo approach

R. Gusmeroli, A. Spinelli, C. Monzio Compagnoni, D. Ielmini, F. Morelli, A. Lacaita
{"title":"Program and SILC constraints on NC memories scaling: a monte carlo approach","authors":"R. Gusmeroli, A. Spinelli, C. Monzio Compagnoni, D. Ielmini, F. Morelli, A. Lacaita","doi":"10.1109/IEDM.2005.1609542","DOIUrl":null,"url":null,"abstract":"We performed 3D Monte Carlo simulations of SOI NAND nanocrystal memories investigating the scaling constraints due to both program failure and reliability concerns. We show that the NC density should be optimized as a trade-off between number fluctuation and SILC immunity and that proper optimization is needed in order to meet the 45 nm ITRS node requirements","PeriodicalId":13071,"journal":{"name":"IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest.","volume":"18 1","pages":"1038-1041"},"PeriodicalIF":0.0000,"publicationDate":"2005-12-05","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest.","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IEDM.2005.1609542","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

Abstract

We performed 3D Monte Carlo simulations of SOI NAND nanocrystal memories investigating the scaling constraints due to both program failure and reliability concerns. We show that the NC density should be optimized as a trade-off between number fluctuation and SILC immunity and that proper optimization is needed in order to meet the 45 nm ITRS node requirements
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
程序和SILC对NC存储器缩放的限制:蒙特卡罗方法
我们对SOI NAND纳米晶存储器进行了三维蒙特卡罗模拟,研究了由于程序故障和可靠性问题而导致的缩放限制。我们表明NC密度应该作为数字波动和SILC抗扰度之间的权衡进行优化,并且为了满足45 nm ITRS节点的要求,需要适当的优化
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
High performance CMOSFET technology for 45nm generation and scalability of stress-induced mobility enhancement technique Light emitting silicon nanostructures A 65nm NOR flash technology with 0.042/spl mu/m/sup 2/ cell size for high performance multilevel application Interface states as an active component for 20 nm gate-length planar MOSFET with electrostatic channel extension (ESCE) An intra-chip electro-optical channel based on CMOS single photon detectors
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1