A hardware efficient implementation of chroma interpolator for H.264 encoders

Abstract

In this paper, an implementation of the chroma interpolator with great hardware reuse and no multipliers for H.264 encoders is proposed. First, the characteristic of the chroma interpolation is analyzed to obtain an optimized decomposition scheme, with which the chroma interpolation can be realized with arithmetic elements which are comprised of only adders. The design was prototyped within a Xilinx Virtex6 FPGA at 245 MHz. The design was also synthesized with SMIC 130ns CMOS technology at 200 MHz, which can support a real-time HDTV application.