W. Zhang, J. Fossum, L. Mathew
{"title":"A hybrid FinFET/SOI MOSFET","authors":"W. Zhang, J. Fossum, L. Mathew","doi":"10.1109/SOI.2005.1563570","DOIUrl":null,"url":null,"abstract":"In this paper, process/physics-based generic compact model for DG MOSFETs, UFDG (Fossum, 2004), in Spice3, combined with simulations done with the 3D numerical simulator Davinci (2003), to gain insights regarding the design and performance of this hybrid device, which we call the inverted-T FET (ITFET) because of its cross-sectional shape we used. Based on UFDG/Spice3 simulations, we also note the potential benefit of the ITFET in effecting a good design of the FinFET-CMOS 6T-SRAM cell with regard to the area-performance tradeoff.","PeriodicalId":116606,"journal":{"name":"2005 IEEE International SOI Conference Proceedings","volume":"2015 12","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2005-12-27","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"4","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2005 IEEE International SOI Conference Proceedings","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SOI.2005.1563570","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 4

摘要

在本文中,基于工艺/物理的DG mosfet通用紧凑模型,UFDG (Fossum, 2004),在Spice3中,结合三维数值模拟器Davinci(2003)的模拟,以获得关于这种混合器件的设计和性能的见解,我们称之为反t FET (ITFET),因为我们使用了它的横截面形状。基于UFDG/Spice3模拟,我们还注意到ITFET在面积性能权衡方面对FinFET-CMOS 6T-SRAM单元的良好设计的潜在好处。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
A hybrid FinFET/SOI MOSFET
In this paper, process/physics-based generic compact model for DG MOSFETs, UFDG (Fossum, 2004), in Spice3, combined with simulations done with the 3D numerical simulator Davinci (2003), to gain insights regarding the design and performance of this hybrid device, which we call the inverted-T FET (ITFET) because of its cross-sectional shape we used. Based on UFDG/Spice3 simulations, we also note the potential benefit of the ITFET in effecting a good design of the FinFET-CMOS 6T-SRAM cell with regard to the area-performance tradeoff.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
The effect of integration of strontium-bismuth-tantalate capacitors onto SOI wafers A novel self-aligned substrate-diode structure for SOI technologies Development of stacking faults in strained silicon layers 3D via etch development for 3D circuit integration in FDSOI Stress technology impact on device performance and reliability for <100> sub-90nm SOI CMOSFETs
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1