双栅FinFET的低温工作及模拟电路的演示

2012 IEEE International SOI Conference (SOI) Pub Date : 2012-10-01 DOI:10.1109/SOI.2012.6404376

S. O'Uchi, K. Endo, M. Maezawa, T. Nakagawa, H. Ota, Y. Liu, T. Matsukawa, Y. Ishikawa, J. Tsukada, H. Yamauchi, W. Mizubayashi, S. Migita, Y. Morita, T. Sekigawa, H. Koike, K. Sakamoto, M. Masahara

{"title":"双栅FinFET的低温工作及模拟电路的演示","authors":"S. O'Uchi, K. Endo, M. Maezawa, T. Nakagawa, H. Ota, Y. Liu, T. Matsukawa, Y. Ishikawa, J. Tsukada, H. Yamauchi, W. Mizubayashi, S. Migita, Y. Morita, T. Sekigawa, H. Koike, K. Sakamoto, M. Masahara","doi":"10.1109/SOI.2012.6404376","DOIUrl":null,"url":null,"abstract":"Performance of a double-gate (DG) FinFET in the cryogenic environment is discussed based on measurements and simulation. It was found that the DG FinFET has an excellent immunity to the kink effect in the cryogenic environment. Our physics-based compact model reproduced the measured I-V characteristics. The successful demonstration of an opamp consisting of the DG FinFETs at 4.2 K is also presented.","PeriodicalId":306839,"journal":{"name":"2012 IEEE International SOI Conference (SOI)","volume":"40 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2012-10-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"Cryogenic operation of double-gate FinFET and demonstration of analog circuit at 4.2K\",\"authors\":\"S. O'Uchi, K. Endo, M. Maezawa, T. Nakagawa, H. Ota, Y. Liu, T. Matsukawa, Y. Ishikawa, J. Tsukada, H. Yamauchi, W. Mizubayashi, S. Migita, Y. Morita, T. Sekigawa, H. Koike, K. Sakamoto, M. Masahara\",\"doi\":\"10.1109/SOI.2012.6404376\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Performance of a double-gate (DG) FinFET in the cryogenic environment is discussed based on measurements and simulation. It was found that the DG FinFET has an excellent immunity to the kink effect in the cryogenic environment. Our physics-based compact model reproduced the measured I-V characteristics. The successful demonstration of an opamp consisting of the DG FinFETs at 4.2 K is also presented.\",\"PeriodicalId\":306839,\"journal\":{\"name\":\"2012 IEEE International SOI Conference (SOI)\",\"volume\":\"40 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2012-10-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2012 IEEE International SOI Conference (SOI)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/SOI.2012.6404376\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2012 IEEE International SOI Conference (SOI)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SOI.2012.6404376","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 2

摘要

在实验和仿真的基础上，讨论了双栅FinFET在低温环境下的性能。结果表明，DG FinFET对低温环境下的扭结效应具有良好的免疫性能。我们基于物理的紧凑模型再现了测量到的I-V特性。本文还介绍了在4.2 K下由DG finfet组成的opamp的成功演示。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文

微信好友朋友圈 QQ好友复制链接

本刊更多论文

Cryogenic operation of double-gate FinFET and demonstration of analog circuit at 4.2K

Performance of a double-gate (DG) FinFET in the cryogenic environment is discussed based on measurements and simulation. It was found that the DG FinFET has an excellent immunity to the kink effect in the cryogenic environment. Our physics-based compact model reproduced the measured I-V characteristics. The successful demonstration of an opamp consisting of the DG FinFETs at 4.2 K is also presented.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

2012 IEEE International SOI Conference (SOI)

自引率

0.00%

发文量

期刊最新文献

BSIM-IMG: A Turnkey compact model for fully depleted technologies SOI tri-gate nanowire MOSFETs for ultra-low power LSI Key enabling processes for more-than-moore technologies High voltage SOI MESFETs at the 45nm technology node Cryogenic operation of double-gate FinFET and demonstration of analog circuit at 4.2K