增强高性能可靠的AlSi/TiW金属化1.0 μ m CMOS工艺

H. Chou, W. Su, J.C. Liou, R. Shiue, H. Tuan
{"title":"增强高性能可靠的AlSi/TiW金属化1.0 μ m CMOS工艺","authors":"H. Chou, W. Su, J.C. Liou, R. Shiue, H. Tuan","doi":"10.1109/vmic.1989.78061","DOIUrl":null,"url":null,"abstract":"Summary form only given. A reported AlSi/TiW metal system is developed with enhanced performance which is anticipated to upgrade the AlSi/TiW metallization. Standard VLSI process is followed for the contact formation process. Before the AlSi deposition, TiW is deposited and annealed using RTA, at a temperature ranging from 625 degrees C to 700 degrees C. AlSi is deposited over TiW followed by the conventional patterning steps. Relatively low temperature alloy is then adapted either by furnace or RTA. The average P+ contact resistance for a 1.2*1.2 mu m/sup 2/ contact is about 25 ohms as compared to 80 ohms for the conventional process. No junction degradation is observed at all for this higher temperature anneal process. A bonus is that the hillocks can be largely eliminated. The sheet resistivity for AlSi/TiW alloyed at 450 degrees C, 30 min. is twice as large as that for samples alloyed at 410 degrees C, 30 min. or 425 degrees C, 40 sec with RTA. This difference might signal the interaction between AlSi and TiW at 450 degrees C. It is also found that the metal shortening rate bears a relationship to the thickness of TiW.<<ETX>>","PeriodicalId":302853,"journal":{"name":"Proceedings., Sixth International IEEE VLSI Multilevel Interconnection Conference","volume":"166 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Enhanced high performance reliable AlSi/TiW metallization for 1.0 mu m CMOS process\",\"authors\":\"H. Chou, W. Su, J.C. Liou, R. Shiue, H. Tuan\",\"doi\":\"10.1109/vmic.1989.78061\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Summary form only given. A reported AlSi/TiW metal system is developed with enhanced performance which is anticipated to upgrade the AlSi/TiW metallization. Standard VLSI process is followed for the contact formation process. Before the AlSi deposition, TiW is deposited and annealed using RTA, at a temperature ranging from 625 degrees C to 700 degrees C. AlSi is deposited over TiW followed by the conventional patterning steps. Relatively low temperature alloy is then adapted either by furnace or RTA. The average P+ contact resistance for a 1.2*1.2 mu m/sup 2/ contact is about 25 ohms as compared to 80 ohms for the conventional process. No junction degradation is observed at all for this higher temperature anneal process. A bonus is that the hillocks can be largely eliminated. The sheet resistivity for AlSi/TiW alloyed at 450 degrees C, 30 min. is twice as large as that for samples alloyed at 410 degrees C, 30 min. or 425 degrees C, 40 sec with RTA. This difference might signal the interaction between AlSi and TiW at 450 degrees C. It is also found that the metal shortening rate bears a relationship to the thickness of TiW.<<ETX>>\",\"PeriodicalId\":302853,\"journal\":{\"name\":\"Proceedings., Sixth International IEEE VLSI Multilevel Interconnection Conference\",\"volume\":\"166 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1900-01-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings., Sixth International IEEE VLSI Multilevel Interconnection Conference\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/vmic.1989.78061\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings., Sixth International IEEE VLSI Multilevel Interconnection Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/vmic.1989.78061","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

只提供摘要形式。据报道,开发了一种性能增强的AlSi/TiW金属体系,有望升级AlSi/TiW金属化。触点形成过程遵循标准VLSI工艺。在沉积AlSi之前,使用RTA在625℃至700℃的温度下沉积TiW并进行退火,AlSi在TiW上沉积,然后进行常规的图像化步骤。然后通过炉或RTA来适应相对低温的合金。1.2*1.2 μ m/sup 2/触点的平均P+接触电阻约为25欧姆,而传统工艺的P+接触电阻为80欧姆。对于这种高温退火工艺,根本没有观察到结退化。一个额外的好处是,这些小山丘基本上可以被消除。AlSi/TiW合金在450℃、30 min下的电阻率是在410℃、30 min或425℃、40 sec下的电阻率的两倍。这种差异可能预示着450℃时AlSi和TiW之间的相互作用。还发现金属的缩短速率与TiW的厚度有关。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Enhanced high performance reliable AlSi/TiW metallization for 1.0 mu m CMOS process
Summary form only given. A reported AlSi/TiW metal system is developed with enhanced performance which is anticipated to upgrade the AlSi/TiW metallization. Standard VLSI process is followed for the contact formation process. Before the AlSi deposition, TiW is deposited and annealed using RTA, at a temperature ranging from 625 degrees C to 700 degrees C. AlSi is deposited over TiW followed by the conventional patterning steps. Relatively low temperature alloy is then adapted either by furnace or RTA. The average P+ contact resistance for a 1.2*1.2 mu m/sup 2/ contact is about 25 ohms as compared to 80 ohms for the conventional process. No junction degradation is observed at all for this higher temperature anneal process. A bonus is that the hillocks can be largely eliminated. The sheet resistivity for AlSi/TiW alloyed at 450 degrees C, 30 min. is twice as large as that for samples alloyed at 410 degrees C, 30 min. or 425 degrees C, 40 sec with RTA. This difference might signal the interaction between AlSi and TiW at 450 degrees C. It is also found that the metal shortening rate bears a relationship to the thickness of TiW.<>
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Dielectric film deposition by atmospheric pressure and low temperature CVD using TEOS, ozone, and new organometallic doping sources Characteristics of a poly-silicon contact plug technology Copper as the future interconnection material Advanced interconnection technologies and system-level communications functions Corrosion characteristics of metallization systems with XRF
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1