利用限流器设计基于开关电容的降压变换器以提高效率和输出纹波

Tamal Das, P. Mandal
{"title":"利用限流器设计基于开关电容的降压变换器以提高效率和输出纹波","authors":"Tamal Das, P. Mandal","doi":"10.1109/VLSI.Design.2009.43","DOIUrl":null,"url":null,"abstract":"In this paper we are addressing power efficiency and output ripple of an embedded switched-capacitor based DC/DC Buck Converters. Here we propose to use current pump based switched-capacitor circuit in buck converter. The current pump circuit limits transition current of the switched-capacitors and hence, improves power efficiency and reduces output ripple. We have also proposed an equivalent macro model of this type of current pump based switched-capacitor converter which would help to get a better essence of the closed loop stability of the system and would reveal clearly trade-offs among load current,  flying capacitance and clock frequency. A transistor level implementation of the proposed buck converter in 0.18µ technology is provided. For a load current of 8mA (maximum)the achieved power efficiency is 72.7% and the output ripple is 27mV. The flying capacitors in the converter are 2x108pF and the load capacitor is 125pF.","PeriodicalId":267121,"journal":{"name":"2009 22nd International Conference on VLSI Design","volume":"161 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2009-01-05","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"11","resultStr":"{\"title\":\"Switched-Capacitor Based Buck Converter Design Using Current Limiter for Better Efficiency and Output Ripple\",\"authors\":\"Tamal Das, P. Mandal\",\"doi\":\"10.1109/VLSI.Design.2009.43\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this paper we are addressing power efficiency and output ripple of an embedded switched-capacitor based DC/DC Buck Converters. Here we propose to use current pump based switched-capacitor circuit in buck converter. The current pump circuit limits transition current of the switched-capacitors and hence, improves power efficiency and reduces output ripple. We have also proposed an equivalent macro model of this type of current pump based switched-capacitor converter which would help to get a better essence of the closed loop stability of the system and would reveal clearly trade-offs among load current,  flying capacitance and clock frequency. A transistor level implementation of the proposed buck converter in 0.18µ technology is provided. For a load current of 8mA (maximum)the achieved power efficiency is 72.7% and the output ripple is 27mV. The flying capacitors in the converter are 2x108pF and the load capacitor is 125pF.\",\"PeriodicalId\":267121,\"journal\":{\"name\":\"2009 22nd International Conference on VLSI Design\",\"volume\":\"161 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2009-01-05\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"11\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2009 22nd International Conference on VLSI Design\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/VLSI.Design.2009.43\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2009 22nd International Conference on VLSI Design","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSI.Design.2009.43","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 11

摘要

本文研究了一种基于开关电容的嵌入式DC/DC降压变换器的功率效率和输出纹波。本文提出在降压变换器中采用基于电流泵的开关电容电路。电流泵浦电路限制了开关电容器的转换电流,从而提高了功率效率并减少了输出纹波。我们还提出了这类基于电流泵的开关电容变换器的等效宏观模型,这将有助于更好地了解系统闭环稳定性的本质,并将清楚地揭示负载电流,飞行电容和时钟频率之间的权衡。给出了采用0.18µ技术的降压变换器的晶体管级实现。负载电流为8mA(最大值)时,实现的功率效率为72.7%,输出纹波为27mV。变换器中的飞行电容为2x108pF,负载电容为125pF。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Switched-Capacitor Based Buck Converter Design Using Current Limiter for Better Efficiency and Output Ripple
In this paper we are addressing power efficiency and output ripple of an embedded switched-capacitor based DC/DC Buck Converters. Here we propose to use current pump based switched-capacitor circuit in buck converter. The current pump circuit limits transition current of the switched-capacitors and hence, improves power efficiency and reduces output ripple. We have also proposed an equivalent macro model of this type of current pump based switched-capacitor converter which would help to get a better essence of the closed loop stability of the system and would reveal clearly trade-offs among load current,  flying capacitance and clock frequency. A transistor level implementation of the proposed buck converter in 0.18µ technology is provided. For a load current of 8mA (maximum)the achieved power efficiency is 72.7% and the output ripple is 27mV. The flying capacitors in the converter are 2x108pF and the load capacitor is 125pF.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
DFX and Productivity Design of a Low Power, Variable-Resolution Flash ADC Switched-Capacitor Based Buck Converter Design Using Current Limiter for Better Efficiency and Output Ripple Synthesis & Testing for Low Power A Novel Approach for Improving the Quality of Open Fault Diagnosis
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1