0.8 μ m 1.4 μ m基于柱型宏cell的CMOS SOG

1989 Proceedings of the IEEE Custom Integrated Circuits Conference Pub Date : 1989-05-15 DOI:10.1109/CICC.1989.56716

Y. Okuno, M. Okabe, T. Arakawa, I. Tomioka, T. Ohno, T. Noda, Y. Kuramitsu

{"title":"0.8 μ m 1.4 μ m基于柱型宏cell的CMOS SOG","authors":"Y. Okuno, M. Okabe, T. Arakawa, I. Tomioka, T. Ohno, T. Noda, Y. Kuramitsu","doi":"10.1109/CICC.1989.56716","DOIUrl":null,"url":null,"abstract":"Column macro-cell architecture has been verified to be advantageous for increasing silicon utilization in experimental circuit layouts. As an application, a 64-b multiplier with 32-kb RAM and 65-kb ROM using a 1.4-M transistor sea of gates (SOG) has been developed, using 0.8-μm two-layer-metal CMOS. Gate density of 1.5 kg/mm2 and bit densities of 1.9 kb/mm2 for RAM and 6.3/mm2 for ROM have been achieved","PeriodicalId":165054,"journal":{"name":"1989 Proceedings of the IEEE Custom Integrated Circuits Conference","volume":"67 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1989-05-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"0.8 μm 1.4 MTr. CMOS SOG based on column macro-cell\",\"authors\":\"Y. Okuno, M. Okabe, T. Arakawa, I. Tomioka, T. Ohno, T. Noda, Y. Kuramitsu\",\"doi\":\"10.1109/CICC.1989.56716\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Column macro-cell architecture has been verified to be advantageous for increasing silicon utilization in experimental circuit layouts. As an application, a 64-b multiplier with 32-kb RAM and 65-kb ROM using a 1.4-M transistor sea of gates (SOG) has been developed, using 0.8-μm two-layer-metal CMOS. Gate density of 1.5 kg/mm2 and bit densities of 1.9 kb/mm2 for RAM and 6.3/mm2 for ROM have been achieved\",\"PeriodicalId\":165054,\"journal\":{\"name\":\"1989 Proceedings of the IEEE Custom Integrated Circuits Conference\",\"volume\":\"67 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1989-05-15\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"1989 Proceedings of the IEEE Custom Integrated Circuits Conference\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/CICC.1989.56716\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"1989 Proceedings of the IEEE Custom Integrated Circuits Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/CICC.1989.56716","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 2

摘要

柱状宏单元结构在实验电路布局中有利于提高硅的利用率。作为一种应用，已经开发了一个64-b倍频器，具有32kb RAM和65kb ROM，使用1.4 m晶体管栅极海(SOG)，采用0.8 μm双层金属CMOS。RAM的栅极密度为1.5 kg/mm2，位密度为1.9 kb/mm2, ROM为6.3/mm2

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文

微信好友朋友圈 QQ好友复制链接

本刊更多论文

0.8 μm 1.4 MTr. CMOS SOG based on column macro-cell

Column macro-cell architecture has been verified to be advantageous for increasing silicon utilization in experimental circuit layouts. As an application, a 64-b multiplier with 32-kb RAM and 65-kb ROM using a 1.4-M transistor sea of gates (SOG) has been developed, using 0.8-μm two-layer-metal CMOS. Gate density of 1.5 kg/mm2 and bit densities of 1.9 kb/mm2 for RAM and 6.3/mm2 for ROM have been achieved

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

1989 Proceedings of the IEEE Custom Integrated Circuits Conference

自引率

0.00%

发文量

期刊最新文献

A 1.4 ns/64 kb RAM with 85 ps/3680 logic gate array A gate matrix deformation and three-dimensional maze routing for dense MOS module generation A submicron CMOS triple level metal technology for ASIC applications Hot carrier effects on CMOS circuit performance The QML-an approach for qualifying ASICs