快速原型，是否存在教育困境?(ASIC设计)

Third Annual IEEE Proceedings on ASIC Seminar and Exhibit Pub Date : 1990-09-17 DOI:10.1109/ASIC.1990.186159

A. Rucinski

{"title":"快速原型，是否存在教育困境?(ASIC设计)","authors":"A. Rucinski","doi":"10.1109/ASIC.1990.186159","DOIUrl":null,"url":null,"abstract":"Diverse ASIC programs have been established in more than 100 universities across the United States. In most schools, however, the focus is placed on full-custom VLSI rather than semicustom VLSI design. An emerging infrastructure in VLSI seems to favor the first of the two mentioned design styles. A familiarization with these types of rapid prototyping by the prospective electrical engineers is an important issue in education. A treatment of this issue is presented.<<ETX>>","PeriodicalId":126693,"journal":{"name":"Third Annual IEEE Proceedings on ASIC Seminar and Exhibit","volume":"17 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1990-09-17","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"Rapid prototyping, is there an educational dilemma? (ASIC design)\",\"authors\":\"A. Rucinski\",\"doi\":\"10.1109/ASIC.1990.186159\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Diverse ASIC programs have been established in more than 100 universities across the United States. In most schools, however, the focus is placed on full-custom VLSI rather than semicustom VLSI design. An emerging infrastructure in VLSI seems to favor the first of the two mentioned design styles. A familiarization with these types of rapid prototyping by the prospective electrical engineers is an important issue in education. A treatment of this issue is presented.<<ETX>>\",\"PeriodicalId\":126693,\"journal\":{\"name\":\"Third Annual IEEE Proceedings on ASIC Seminar and Exhibit\",\"volume\":\"17 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1990-09-17\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Third Annual IEEE Proceedings on ASIC Seminar and Exhibit\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ASIC.1990.186159\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Third Annual IEEE Proceedings on ASIC Seminar and Exhibit","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ASIC.1990.186159","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 1

摘要

在美国的100多所大学中已经建立了不同的ASIC项目。然而，在大多数学校，重点放在全定制VLSI而不是半定制VLSI设计上。超大规模集成电路(VLSI)中新兴的基础设施似乎倾向于上述两种设计风格中的第一种。让未来的电气工程师熟悉这些类型的快速原型是教育中的一个重要问题。本文提出了对这一问题的处理方法。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文

微信好友朋友圈 QQ好友复制链接

本刊更多论文

Rapid prototyping, is there an educational dilemma? (ASIC design)

Diverse ASIC programs have been established in more than 100 universities across the United States. In most schools, however, the focus is placed on full-custom VLSI rather than semicustom VLSI design. An emerging infrastructure in VLSI seems to favor the first of the two mentioned design styles. A familiarization with these types of rapid prototyping by the prospective electrical engineers is an important issue in education. A treatment of this issue is presented.<>

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

Third Annual IEEE Proceedings on ASIC Seminar and Exhibit

自引率

0.00%

发文量

期刊最新文献

A development system for an SRAM-based user-reprogrammable gate array Automated CAE tools for full custom design of bipolar analog ASICs A 200 MHz 100 K ECL output buffer for CMOS ASICs Multi circular buffer controller chip for advanced ESM system Rapid prototyping, is there an educational dilemma? (ASIC design)