小聚酰亚胺开孔尺寸对倒装铜柱封装接触电阻和可靠性的影响研究

Kuei Hsiao Kuo Frank, Shaun Xiao, Abram Hwang, Kui-Yu Chang, Jovi Chang, F. Chien
{"title":"小聚酰亚胺开孔尺寸对倒装铜柱封装接触电阻和可靠性的影响研究","authors":"Kuei Hsiao Kuo Frank, Shaun Xiao, Abram Hwang, Kui-Yu Chang, Jovi Chang, F. Chien","doi":"10.1109/ectc51906.2022.00272","DOIUrl":null,"url":null,"abstract":"In this investigation, the effects of small polyimide open (PIO) size for bump electrical, mechanical and package reliability performances are discussed. The contact resistance (Rc) between under bump metal (UBM) and Aluminum pad (Al) is assessed with varied PIO size; 10μm, 15μm, 20μm, 30μm and 35μm. The Rc test vehicle with I/O connected by Al metal for 4- wire Kelvin measurement is designed for Rc data collection. The UBM size is fixed for different PIO size, copper post shear strength and failure modes for different ratio of PIO area to UBM area (2%~25%) are also analyzed. Two different re-passivation materials, one is high temperature cured PI (curing temperature>350C) which is the mainstream for Cu pillar bump; the other is low temperature cured stiffer (high modulus) PI (curing temperature<300 C) that is typically used for advanced fab node are selected for comparison.The effects of small PIO size in subsequent assembly and reliability are also studied. The package size of test vehicle is 196 mm2 with a daisy-chain die size of 11 x 11 mm2. The minimum bump pitch is 140μm. The UBM is fixed at 35x65μm for different PIO size; 10μm, 10x20μm, 20μm and 15x25μm to simulate typical bump design request. All the study legs of different PIO size were released to assembly and had been evaluated by employing package level thermal cycling test. The assembly and reliability performance were investigated by C-mode Scanning Acoustic Microscope (CSAM), Scanning Electron Microscope (SEM) and cross-section for each PIO leg.The study of this investigation is to know the effects of small PIO size to bump electrical, mechanical and chip package interaction to achieving robust Cu pillar interconnection in flip chip package.","PeriodicalId":139520,"journal":{"name":"2022 IEEE 72nd Electronic Components and Technology Conference (ECTC)","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2022-05-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Study of Small Polyimide Open Size in Contact Resistance and Reliability For Flip Chip Cu Pillar Package\",\"authors\":\"Kuei Hsiao Kuo Frank, Shaun Xiao, Abram Hwang, Kui-Yu Chang, Jovi Chang, F. Chien\",\"doi\":\"10.1109/ectc51906.2022.00272\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this investigation, the effects of small polyimide open (PIO) size for bump electrical, mechanical and package reliability performances are discussed. The contact resistance (Rc) between under bump metal (UBM) and Aluminum pad (Al) is assessed with varied PIO size; 10μm, 15μm, 20μm, 30μm and 35μm. The Rc test vehicle with I/O connected by Al metal for 4- wire Kelvin measurement is designed for Rc data collection. The UBM size is fixed for different PIO size, copper post shear strength and failure modes for different ratio of PIO area to UBM area (2%~25%) are also analyzed. Two different re-passivation materials, one is high temperature cured PI (curing temperature>350C) which is the mainstream for Cu pillar bump; the other is low temperature cured stiffer (high modulus) PI (curing temperature<300 C) that is typically used for advanced fab node are selected for comparison.The effects of small PIO size in subsequent assembly and reliability are also studied. The package size of test vehicle is 196 mm2 with a daisy-chain die size of 11 x 11 mm2. The minimum bump pitch is 140μm. The UBM is fixed at 35x65μm for different PIO size; 10μm, 10x20μm, 20μm and 15x25μm to simulate typical bump design request. All the study legs of different PIO size were released to assembly and had been evaluated by employing package level thermal cycling test. The assembly and reliability performance were investigated by C-mode Scanning Acoustic Microscope (CSAM), Scanning Electron Microscope (SEM) and cross-section for each PIO leg.The study of this investigation is to know the effects of small PIO size to bump electrical, mechanical and chip package interaction to achieving robust Cu pillar interconnection in flip chip package.\",\"PeriodicalId\":139520,\"journal\":{\"name\":\"2022 IEEE 72nd Electronic Components and Technology Conference (ECTC)\",\"volume\":null,\"pages\":null},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2022-05-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2022 IEEE 72nd Electronic Components and Technology Conference (ECTC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ectc51906.2022.00272\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2022 IEEE 72nd Electronic Components and Technology Conference (ECTC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ectc51906.2022.00272","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

本文讨论了小聚酰亚胺开口(PIO)尺寸对碰撞电性能、机械性能和封装可靠性的影响。在不同的PIO尺寸下,评估了碰撞金属(UBM)与铝衬垫(Al)之间的接触电阻(Rc);10μm、15μm、20μm、30μm、35μm。设计了四线开尔文测量用铝接I/O的Rc测试车,用于Rc数据采集。对不同PIO面积与UBM面积之比(2%~25%)下铜柱抗剪强度及破坏模式进行了分析。两种不同的再钝化材料,一种是高温固化PI(固化温度>350C),这是铜柱凹凸的主流;另一种是低温固化刚性(高模量)PI(固化温度<300℃),通常用于先进的晶圆厂节点进行比较。研究了小PIO尺寸对后续装配和可靠性的影响。测试车的封装尺寸为196 mm2,雏菊链模具尺寸为11 x 11 mm2。最小凹凸间距为140μm。UBM固定在35x65μm,适用于不同的PIO尺寸;10μm、10 × 20μm、20μm和15 × 25μm模拟典型凹凸设计要求。所有不同PIO尺寸的研究腿都被释放到组装中,并采用封装级热循环试验对其进行了评价。采用c型扫描声学显微镜(CSAM)、扫描电子显微镜(SEM)和每个PIO腿的截面对其装配和可靠性性能进行了研究。本研究的目的是了解小PIO尺寸对倒装封装中碰撞电气、机械和芯片封装相互作用的影响,以实现稳健的铜柱互连。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Study of Small Polyimide Open Size in Contact Resistance and Reliability For Flip Chip Cu Pillar Package
In this investigation, the effects of small polyimide open (PIO) size for bump electrical, mechanical and package reliability performances are discussed. The contact resistance (Rc) between under bump metal (UBM) and Aluminum pad (Al) is assessed with varied PIO size; 10μm, 15μm, 20μm, 30μm and 35μm. The Rc test vehicle with I/O connected by Al metal for 4- wire Kelvin measurement is designed for Rc data collection. The UBM size is fixed for different PIO size, copper post shear strength and failure modes for different ratio of PIO area to UBM area (2%~25%) are also analyzed. Two different re-passivation materials, one is high temperature cured PI (curing temperature>350C) which is the mainstream for Cu pillar bump; the other is low temperature cured stiffer (high modulus) PI (curing temperature<300 C) that is typically used for advanced fab node are selected for comparison.The effects of small PIO size in subsequent assembly and reliability are also studied. The package size of test vehicle is 196 mm2 with a daisy-chain die size of 11 x 11 mm2. The minimum bump pitch is 140μm. The UBM is fixed at 35x65μm for different PIO size; 10μm, 10x20μm, 20μm and 15x25μm to simulate typical bump design request. All the study legs of different PIO size were released to assembly and had been evaluated by employing package level thermal cycling test. The assembly and reliability performance were investigated by C-mode Scanning Acoustic Microscope (CSAM), Scanning Electron Microscope (SEM) and cross-section for each PIO leg.The study of this investigation is to know the effects of small PIO size to bump electrical, mechanical and chip package interaction to achieving robust Cu pillar interconnection in flip chip package.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Transient Thermal Modeling of Die Bond Process in Multiple Die Stacked Flash Memory Package Development and Application of the Moisture-Dependent Viscoelastic Model of Polyimide in Hygro-Thermo-Mechanical Analysis of Fan-Out Interconnect Superb sinterability of the Cu paste consisting of bimodal size distribution Cu nanoparticles for low-temperature and pressureless sintering of large-area die attachment and the sintering mechanism Demonstration of Substrate Embedded Ni-Zn Ferrite Core Solenoid Inductors Using a Photosensitive Glass Substrate A De-Embedding and Embedding Procedure for High-Speed Channel Eye Diagram Oscilloscope Measurement
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1