利用优化掺杂步骤实现高效率4H-SiC IMPATT二极管

G. Dash, J. Pradhan, S. K. Swain, S. R. Pattanaik
{"title":"利用优化掺杂步骤实现高效率4H-SiC IMPATT二极管","authors":"G. Dash, J. Pradhan, S. K. Swain, S. R. Pattanaik","doi":"10.1109/EDSSC.2013.6628115","DOIUrl":null,"url":null,"abstract":"The electric field and width of the avalanche region are vital while determining the performance of an IMPATT diode. In an attempt to optimize the same a new doping pattern in the form of doping steps is introduced in the avalanche zone and its effects on the terahertz characteristics of a 4H-SiC IMPATT Diode are explored. It is exciting to observe a conversion efficiency of 17.24 % from the IMPAT T diode with the proposed doping steps.","PeriodicalId":333267,"journal":{"name":"2013 IEEE International Conference of Electron Devices and Solid-state Circuits","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2013-06-03","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"Realization of high efficiency 4H-SiC IMPATT diode using optimized doping steps\",\"authors\":\"G. Dash, J. Pradhan, S. K. Swain, S. R. Pattanaik\",\"doi\":\"10.1109/EDSSC.2013.6628115\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The electric field and width of the avalanche region are vital while determining the performance of an IMPATT diode. In an attempt to optimize the same a new doping pattern in the form of doping steps is introduced in the avalanche zone and its effects on the terahertz characteristics of a 4H-SiC IMPATT Diode are explored. It is exciting to observe a conversion efficiency of 17.24 % from the IMPAT T diode with the proposed doping steps.\",\"PeriodicalId\":333267,\"journal\":{\"name\":\"2013 IEEE International Conference of Electron Devices and Solid-state Circuits\",\"volume\":null,\"pages\":null},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2013-06-03\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2013 IEEE International Conference of Electron Devices and Solid-state Circuits\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/EDSSC.2013.6628115\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2013 IEEE International Conference of Electron Devices and Solid-state Circuits","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/EDSSC.2013.6628115","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

摘要

电场和雪崩区的宽度是决定IMPATT二极管性能的关键因素。为了优化这一特性,在雪崩区引入了一种新的掺杂模式,并探讨了其对4H-SiC IMPATT二极管太赫兹特性的影响。令人兴奋的是,通过提出的掺杂步骤,IMPAT T二极管的转换效率达到了17.24%。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Realization of high efficiency 4H-SiC IMPATT diode using optimized doping steps
The electric field and width of the avalanche region are vital while determining the performance of an IMPATT diode. In an attempt to optimize the same a new doping pattern in the form of doping steps is introduced in the avalanche zone and its effects on the terahertz characteristics of a 4H-SiC IMPATT Diode are explored. It is exciting to observe a conversion efficiency of 17.24 % from the IMPAT T diode with the proposed doping steps.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A 116-dB CMOS op amp with repetitive gain boosting and subthreshold operation A novel design of super-capcitor based on black silicon with atomic layer deposition Analysis on the CTLM and LTLM applicability for GaN HEMTs structure alloyed ohmic contact resistance evaluation A PWM controller with table look-up for DC-DC class E buck/boost conversion Failure analysis of output stage due to ESD stress in submicron CMOS technology
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1