{"title":"超薄倒装芯片中的应力建模","authors":"P. Marjamaki, T. Reinikainen, J. Kivilahti","doi":"10.1109/ADHES.2000.860567","DOIUrl":null,"url":null,"abstract":"In the present study the effect of chip thickness on life expectancy of solder joints and on stresses in the chip in an underfilled flip chip assembly was investigated with FE analysis. By reducing the thickness of the silicon chip expected lifetime of the joints increased markedly. The life expectancies of the solderjoint based on energy method were 700, 860 and 1060 cycles for 600, 60 and 30 /spl mu/m thick chips, respectively. However, the reduction of the chip thickness increased normal stresses in the chip significantly. In the case of the thickest chip the highest compressive stress in the chip was about 90 MPa, while in the case of the thinnest chip it was about 290 MPa. So, by reducing the thickness the reliability of the solder joints increases but high stresses may cause reliability problems in the active chip.","PeriodicalId":222663,"journal":{"name":"4th International Conference on Adhesive Joining and Coating Technology in Electronics Manufacturing. Proceedings. Presented at Adhesives in Electronics 2000 (Cat. No.00EX431)","volume":"17 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2000-06-18","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"6","resultStr":"{\"title\":\"Modeling stresses in ultra-thin flip chips\",\"authors\":\"P. Marjamaki, T. Reinikainen, J. Kivilahti\",\"doi\":\"10.1109/ADHES.2000.860567\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In the present study the effect of chip thickness on life expectancy of solder joints and on stresses in the chip in an underfilled flip chip assembly was investigated with FE analysis. By reducing the thickness of the silicon chip expected lifetime of the joints increased markedly. The life expectancies of the solderjoint based on energy method were 700, 860 and 1060 cycles for 600, 60 and 30 /spl mu/m thick chips, respectively. However, the reduction of the chip thickness increased normal stresses in the chip significantly. In the case of the thickest chip the highest compressive stress in the chip was about 90 MPa, while in the case of the thinnest chip it was about 290 MPa. So, by reducing the thickness the reliability of the solder joints increases but high stresses may cause reliability problems in the active chip.\",\"PeriodicalId\":222663,\"journal\":{\"name\":\"4th International Conference on Adhesive Joining and Coating Technology in Electronics Manufacturing. Proceedings. Presented at Adhesives in Electronics 2000 (Cat. No.00EX431)\",\"volume\":\"17 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2000-06-18\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"6\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"4th International Conference on Adhesive Joining and Coating Technology in Electronics Manufacturing. Proceedings. Presented at Adhesives in Electronics 2000 (Cat. No.00EX431)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ADHES.2000.860567\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"4th International Conference on Adhesive Joining and Coating Technology in Electronics Manufacturing. Proceedings. Presented at Adhesives in Electronics 2000 (Cat. No.00EX431)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ADHES.2000.860567","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 6

摘要

本文采用有限元分析的方法研究了芯片厚度对欠填充倒装芯片中焊点寿命和芯片应力的影响。通过减小硅片厚度,可显著提高接头的预期寿命。对于600、60和30 /spl mu/m厚的芯片,基于能量法的焊点寿命分别为700、860和1060次循环。然而,切屑厚度的减小显著增加了切屑中的法向应力。在最厚的芯片中,芯片的最高压应力约为90 MPa,而在最薄的芯片中,芯片的最高压应力约为290 MPa。因此,通过减少厚度,焊点的可靠性增加,但高应力可能会导致有源芯片的可靠性问题。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Modeling stresses in ultra-thin flip chips
In the present study the effect of chip thickness on life expectancy of solder joints and on stresses in the chip in an underfilled flip chip assembly was investigated with FE analysis. By reducing the thickness of the silicon chip expected lifetime of the joints increased markedly. The life expectancies of the solderjoint based on energy method were 700, 860 and 1060 cycles for 600, 60 and 30 /spl mu/m thick chips, respectively. However, the reduction of the chip thickness increased normal stresses in the chip significantly. In the case of the thickest chip the highest compressive stress in the chip was about 90 MPa, while in the case of the thinnest chip it was about 290 MPa. So, by reducing the thickness the reliability of the solder joints increases but high stresses may cause reliability problems in the active chip.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Electric field effects in the production of ICA joints Reliability of ACF in flip-chip with various bump heights Modeling of branched crosslinked composites, using the statistical polymer method Bismuth-filled anisotropically conductive adhesive for flip chip bonding A novel IMB technology for integrating active and passive components
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1