低温环境下工作的深亚微米完全耗尽SOI nmosfet的饱和阈值电压退化

M. Pavanello, J. Martino, E. Simoen, C. Claeys
{"title":"低温环境下工作的深亚微米完全耗尽SOI nmosfet的饱和阈值电压退化","authors":"M. Pavanello, J. Martino, E. Simoen, C. Claeys","doi":"10.1109/SOI.2005.1563538","DOIUrl":null,"url":null,"abstract":"This work demonstrated that the saturation threshold voltage of short-channel SOI nMOSFETs degrades as the temperature is reduced. The V/sub T/ degradation at low temperatures is caused by a combination between the floating-body and impact ionization effects, increasing the gain of the parasitic bipolar structure. The halo or pocket implantation contributes for the enhanced V/sub T/ degradation at lower temperatures. The absence of halo efficiently reduces both the V/sub T/ variation and the V/sub T/ degradation in cryogenic operation. A negative biasing of the back gate tends to enhance the V/sub T/ degradation with temperature.","PeriodicalId":116606,"journal":{"name":"2005 IEEE International SOI Conference Proceedings","volume":"61 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2005-12-27","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Saturation threshold voltage degradation in deep-submicrometer fully depleted SOI nMOSFETs operating in cryogenic environments\",\"authors\":\"M. Pavanello, J. Martino, E. Simoen, C. Claeys\",\"doi\":\"10.1109/SOI.2005.1563538\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This work demonstrated that the saturation threshold voltage of short-channel SOI nMOSFETs degrades as the temperature is reduced. The V/sub T/ degradation at low temperatures is caused by a combination between the floating-body and impact ionization effects, increasing the gain of the parasitic bipolar structure. The halo or pocket implantation contributes for the enhanced V/sub T/ degradation at lower temperatures. The absence of halo efficiently reduces both the V/sub T/ variation and the V/sub T/ degradation in cryogenic operation. A negative biasing of the back gate tends to enhance the V/sub T/ degradation with temperature.\",\"PeriodicalId\":116606,\"journal\":{\"name\":\"2005 IEEE International SOI Conference Proceedings\",\"volume\":\"61 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2005-12-27\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2005 IEEE International SOI Conference Proceedings\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/SOI.2005.1563538\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2005 IEEE International SOI Conference Proceedings","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SOI.2005.1563538","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

研究表明,短通道SOI nmosfet的饱和阈值电压随着温度的降低而降低。低温下的V/亚T/降解是由浮体效应和冲击电离效应共同引起的,增加了寄生双极结构的增益。在较低温度下,光晕或口袋注入有助于增强V/亚T/降解。无光晕有效地降低了低温操作中V/sub T/的变化和V/sub T/的降解。后门的负偏置倾向于增强V/sub /随温度的退化。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Saturation threshold voltage degradation in deep-submicrometer fully depleted SOI nMOSFETs operating in cryogenic environments
This work demonstrated that the saturation threshold voltage of short-channel SOI nMOSFETs degrades as the temperature is reduced. The V/sub T/ degradation at low temperatures is caused by a combination between the floating-body and impact ionization effects, increasing the gain of the parasitic bipolar structure. The halo or pocket implantation contributes for the enhanced V/sub T/ degradation at lower temperatures. The absence of halo efficiently reduces both the V/sub T/ variation and the V/sub T/ degradation in cryogenic operation. A negative biasing of the back gate tends to enhance the V/sub T/ degradation with temperature.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
The effect of integration of strontium-bismuth-tantalate capacitors onto SOI wafers A novel self-aligned substrate-diode structure for SOI technologies Development of stacking faults in strained silicon layers 3D via etch development for 3D circuit integration in FDSOI Stress technology impact on device performance and reliability for <100> sub-90nm SOI CMOSFETs
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1