具有n阱结构的LDD pmosfet中界面陷阱和氧化物电荷的直流测量

B. Jie, M. Li, C. Lou, K. Lo, W. Chim, D. Chan
{"title":"具有n阱结构的LDD pmosfet中界面陷阱和氧化物电荷的直流测量","authors":"B. Jie, M. Li, C. Lou, K. Lo, W. Chim, D. Chan","doi":"10.1109/IPFA.1997.638193","DOIUrl":null,"url":null,"abstract":"A direct-current current-voltage (DCIV) technique for the measurement of interface traps and oxide charges in LDD pMOSFETs with n-well in p-substrate is demonstrated. The interface trap densities are monitored using the bulk current of the MOS transistor. The DCIV results for pMOSFETs after substrate hot carrier injection and channel hot carrier injection are presented and analyzed. There are two peaks in the DCIV spectrum after channel hot carrier injection, corresponding to hot-carrier-generated interface traps located in the channel region and the lightly-doped drain (LDD) region respectively. The stress-induced oxide charge results in the shifts of two peaks.","PeriodicalId":159177,"journal":{"name":"Proceedings of the 1997 6th International Symposium on the Physical and Failure Analysis of Integrated Circuits","volume":"22 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1997-07-21","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":"{\"title\":\"Direct-current measurements of interface traps and oxide charges in LDD pMOSFETs with an n-well structure\",\"authors\":\"B. Jie, M. Li, C. Lou, K. Lo, W. Chim, D. Chan\",\"doi\":\"10.1109/IPFA.1997.638193\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A direct-current current-voltage (DCIV) technique for the measurement of interface traps and oxide charges in LDD pMOSFETs with n-well in p-substrate is demonstrated. The interface trap densities are monitored using the bulk current of the MOS transistor. The DCIV results for pMOSFETs after substrate hot carrier injection and channel hot carrier injection are presented and analyzed. There are two peaks in the DCIV spectrum after channel hot carrier injection, corresponding to hot-carrier-generated interface traps located in the channel region and the lightly-doped drain (LDD) region respectively. The stress-induced oxide charge results in the shifts of two peaks.\",\"PeriodicalId\":159177,\"journal\":{\"name\":\"Proceedings of the 1997 6th International Symposium on the Physical and Failure Analysis of Integrated Circuits\",\"volume\":\"22 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1997-07-21\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"3\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings of the 1997 6th International Symposium on the Physical and Failure Analysis of Integrated Circuits\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/IPFA.1997.638193\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of the 1997 6th International Symposium on the Physical and Failure Analysis of Integrated Circuits","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IPFA.1997.638193","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3

摘要

介绍了一种用于测量p衬底n阱LDD pmosfet中界面陷阱和氧化物电荷的直流电压(DCIV)技术。利用MOS晶体管的体电流监测界面陷阱密度。给出并分析了基板热载流子注入和通道热载流子注入后pmosfet的DCIV结果。通道热载流子注入后的DCIV光谱中有两个峰,分别对应于通道区和轻掺杂漏极(LDD)区产生的热载流子界面陷阱。应力诱导的氧化电荷导致两个峰的移位。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Direct-current measurements of interface traps and oxide charges in LDD pMOSFETs with an n-well structure
A direct-current current-voltage (DCIV) technique for the measurement of interface traps and oxide charges in LDD pMOSFETs with n-well in p-substrate is demonstrated. The interface trap densities are monitored using the bulk current of the MOS transistor. The DCIV results for pMOSFETs after substrate hot carrier injection and channel hot carrier injection are presented and analyzed. There are two peaks in the DCIV spectrum after channel hot carrier injection, corresponding to hot-carrier-generated interface traps located in the channel region and the lightly-doped drain (LDD) region respectively. The stress-induced oxide charge results in the shifts of two peaks.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Combination of focused ion beam (FIB) and transmission electron microscopy (TEM) as sub-0.25 /spl mu/m defect characterization tool FIB precision TEM sample preparation using carbon replica A new mechanism of leakage current in ultra-shallow junctions with TiSi/sub 2/ contacts ESD effects on power supply clamps [CMOS ICs] Low-field time dependent dielectric breakdown characterization of very large area gate oxide [CMOS]
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1