采用体二极管作为感测元件的16nm FinFET无修整、易缩放的热传感器

M. Eberlein, H. Pretl
{"title":"采用体二极管作为感测元件的16nm FinFET无修整、易缩放的热传感器","authors":"M. Eberlein, H. Pretl","doi":"10.1109/ESSCIRC.2019.8902928","DOIUrl":null,"url":null,"abstract":"We present a simple, yet robust architecture to achieve accurate temperature sensing without the need for costly calibration. For the first time, the active bulk diode of a standard CMOS process is utilized in replacement of BJT devices. Two such diodes are forward biased by a charge pump, which periodically discharges two sampling capacitors across the diodes. The sampled voltages are then combined to generate PTAT and CTAT signals. A passive charge-balancing scheme creates a digital output, which only requires a comparator, an 8-bit capacitive divider and SAR logic. Occupying 2500 µm2 active area in 16-nm FinFET, the sensor operates down to 0.85 V and features intrinsic supply robustness. It achieves an uncalibrated accuracy of +1.5/−2.0 °C (min/max) across the consumer temperature range, and dissipates 230 pJ in a 12.8 µs conversion time. Due to the simplicity and low analog content of this concept, it is insensitive to future scaling and well suited for use at multiple locations in SoCs.","PeriodicalId":402948,"journal":{"name":"ESSCIRC 2019 - IEEE 45th European Solid State Circuits Conference (ESSCIRC)","volume":"36 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2019-09-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"A No-Trim, Scaling-Friendly Thermal Sensor in 16nm FinFET Using Bulk Diodes as Sensing Elements\",\"authors\":\"M. Eberlein, H. Pretl\",\"doi\":\"10.1109/ESSCIRC.2019.8902928\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"We present a simple, yet robust architecture to achieve accurate temperature sensing without the need for costly calibration. For the first time, the active bulk diode of a standard CMOS process is utilized in replacement of BJT devices. Two such diodes are forward biased by a charge pump, which periodically discharges two sampling capacitors across the diodes. The sampled voltages are then combined to generate PTAT and CTAT signals. A passive charge-balancing scheme creates a digital output, which only requires a comparator, an 8-bit capacitive divider and SAR logic. Occupying 2500 µm2 active area in 16-nm FinFET, the sensor operates down to 0.85 V and features intrinsic supply robustness. It achieves an uncalibrated accuracy of +1.5/−2.0 °C (min/max) across the consumer temperature range, and dissipates 230 pJ in a 12.8 µs conversion time. Due to the simplicity and low analog content of this concept, it is insensitive to future scaling and well suited for use at multiple locations in SoCs.\",\"PeriodicalId\":402948,\"journal\":{\"name\":\"ESSCIRC 2019 - IEEE 45th European Solid State Circuits Conference (ESSCIRC)\",\"volume\":\"36 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2019-09-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"ESSCIRC 2019 - IEEE 45th European Solid State Circuits Conference (ESSCIRC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ESSCIRC.2019.8902928\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"ESSCIRC 2019 - IEEE 45th European Solid State Circuits Conference (ESSCIRC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ESSCIRC.2019.8902928","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

我们提出了一个简单而强大的架构,以实现准确的温度传感,而无需昂贵的校准。首次利用标准CMOS工艺的有源体二极管来替代BJT器件。两个这样的二极管被电荷泵正偏置,电荷泵周期性地对两个二极管上的采样电容器放电。然后将采样电压组合以产生PTAT和CTAT信号。无源电荷平衡方案创建数字输出,只需要一个比较器,一个8位电容分压器和SAR逻辑。该传感器在16nm FinFET中占据2500µm2的有源面积,工作电压低至0.85 V,具有固有的电源稳健性。它在消费者温度范围内达到+1.5/−2.0°C (min/max)的未校准精度,并在12.8µs转换时间内耗散230 pJ。由于该概念的简单性和低模拟量,它对未来的扩展不敏感,非常适合在soc中的多个位置使用。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
A No-Trim, Scaling-Friendly Thermal Sensor in 16nm FinFET Using Bulk Diodes as Sensing Elements
We present a simple, yet robust architecture to achieve accurate temperature sensing without the need for costly calibration. For the first time, the active bulk diode of a standard CMOS process is utilized in replacement of BJT devices. Two such diodes are forward biased by a charge pump, which periodically discharges two sampling capacitors across the diodes. The sampled voltages are then combined to generate PTAT and CTAT signals. A passive charge-balancing scheme creates a digital output, which only requires a comparator, an 8-bit capacitive divider and SAR logic. Occupying 2500 µm2 active area in 16-nm FinFET, the sensor operates down to 0.85 V and features intrinsic supply robustness. It achieves an uncalibrated accuracy of +1.5/−2.0 °C (min/max) across the consumer temperature range, and dissipates 230 pJ in a 12.8 µs conversion time. Due to the simplicity and low analog content of this concept, it is insensitive to future scaling and well suited for use at multiple locations in SoCs.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A 78 fs RMS Jitter Injection-Locked Clock Multiplier Using Transformer-Based Ultra-Low-Power VCO An Integrated Programmable High-Voltage Bipolar Pulser With Embedded Transmit/Receive Switch for Miniature Ultrasound Probes Machine Learning Based Prior-Knowledge-Free Calibration for Split Pipelined-SAR ADCs with Open-Loop Amplifiers Achieving 93.7-dB SFDR An 18 dBm 155-180 GHz SiGe Power Amplifier Using a 4-Way T-Junction Combining Network A Bidirectional Brain Computer Interface with 64-Channel Recording, Resonant Stimulation and Artifact Suppression in Standard 65nm CMOS
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1