一种支持脉冲神经网络集成与点火电路的新型超陡坡(~0.015mV/dec)门控晶闸管(GCT)功能记忆器件

Cheng-Lin Sung, H. Lue, M. Wei, S. Ho, Han-Wen Hu, P. Du, Wei-Chen Chen, C. Lo, T. Yeh, Keh-Chung Wang, Chih-Yuan Lu
{"title":"一种支持脉冲神经网络集成与点火电路的新型超陡坡(~0.015mV/dec)门控晶闸管(GCT)功能记忆器件","authors":"Cheng-Lin Sung, H. Lue, M. Wei, S. Ho, Han-Wen Hu, P. Du, Wei-Chen Chen, C. Lo, T. Yeh, Keh-Chung Wang, Chih-Yuan Lu","doi":"10.1109/IEDM13553.2020.9372094","DOIUrl":null,"url":null,"abstract":"The analog neuromorphic circuits with functional memory devices are considered as an ultimate ideal approach to mimic the human brain for artificial intelligence (AI). The spiking neural network (SNN) with integrate-and-fire (IF) circuit is the classic building block theoretically, but so far it is very difficult to find ideal devices to realize the SNN circuit. In this work, we propose a novel functional memory that is enabled by a novel thyristor, which features super-steep slope (S.S.~0.015mV/dec), large ON/OFF ratio (> 5 orders), and tunable Vth range (0~3V). These are very ideal to meet the IF circuit requirements. Circuit and network simulations indicate that the gate-controlled thyristor (GCT) device for the IF circuit can realize high accuracy and performance for image recognition SNN. Our novel SNN architecture with the GCT device can provide good energy efficiency (equivalent to 181TOPS/W for accumulation operations), good error tolerance to Vth variations (~10% range), and substantially smaller circuit area than that using conventional CMOS devices for IF circuit.","PeriodicalId":415186,"journal":{"name":"2020 IEEE International Electron Devices Meeting (IEDM)","volume":"422 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2020-12-12","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"A Novel Super-Steep Slope (~0.015mV/dec) Gate-Controlled Thyristor (GCT) Functional Memory Device to Support the Integrate-and-Fire Circuit for Spiking Neural Networks\",\"authors\":\"Cheng-Lin Sung, H. Lue, M. Wei, S. Ho, Han-Wen Hu, P. Du, Wei-Chen Chen, C. Lo, T. Yeh, Keh-Chung Wang, Chih-Yuan Lu\",\"doi\":\"10.1109/IEDM13553.2020.9372094\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The analog neuromorphic circuits with functional memory devices are considered as an ultimate ideal approach to mimic the human brain for artificial intelligence (AI). The spiking neural network (SNN) with integrate-and-fire (IF) circuit is the classic building block theoretically, but so far it is very difficult to find ideal devices to realize the SNN circuit. In this work, we propose a novel functional memory that is enabled by a novel thyristor, which features super-steep slope (S.S.~0.015mV/dec), large ON/OFF ratio (> 5 orders), and tunable Vth range (0~3V). These are very ideal to meet the IF circuit requirements. Circuit and network simulations indicate that the gate-controlled thyristor (GCT) device for the IF circuit can realize high accuracy and performance for image recognition SNN. Our novel SNN architecture with the GCT device can provide good energy efficiency (equivalent to 181TOPS/W for accumulation operations), good error tolerance to Vth variations (~10% range), and substantially smaller circuit area than that using conventional CMOS devices for IF circuit.\",\"PeriodicalId\":415186,\"journal\":{\"name\":\"2020 IEEE International Electron Devices Meeting (IEDM)\",\"volume\":\"422 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2020-12-12\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2020 IEEE International Electron Devices Meeting (IEDM)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/IEDM13553.2020.9372094\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2020 IEEE International Electron Devices Meeting (IEDM)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IEDM13553.2020.9372094","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

具有功能记忆装置的模拟神经形态电路被认为是人工智能(AI)模拟人脑的最终理想方法。带IF电路的尖峰神经网络(SNN)在理论上是经典的构建模块,但迄今为止很难找到理想的器件来实现该电路。在这项工作中,我们提出了一种由新型晶闸管实现的新型功能存储器,该晶闸管具有超陡斜率(S.S.~0.015mV/dec),大开/关比(> 5阶)和可调谐的Vth范围(0~3V)。这些都非常理想地满足了中频电路的要求。电路和网络仿真表明,用于中频电路的门控晶闸管(GCT)器件能够实现图像识别SNN的高精度和高性能。我们采用GCT器件的新颖SNN架构可以提供良好的能量效率(相当于181TOPS/W的累积运算),对Vth变化的良好容错性(~10%范围),并且与使用传统CMOS器件的中频电路相比,电路面积小得多。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
A Novel Super-Steep Slope (~0.015mV/dec) Gate-Controlled Thyristor (GCT) Functional Memory Device to Support the Integrate-and-Fire Circuit for Spiking Neural Networks
The analog neuromorphic circuits with functional memory devices are considered as an ultimate ideal approach to mimic the human brain for artificial intelligence (AI). The spiking neural network (SNN) with integrate-and-fire (IF) circuit is the classic building block theoretically, but so far it is very difficult to find ideal devices to realize the SNN circuit. In this work, we propose a novel functional memory that is enabled by a novel thyristor, which features super-steep slope (S.S.~0.015mV/dec), large ON/OFF ratio (> 5 orders), and tunable Vth range (0~3V). These are very ideal to meet the IF circuit requirements. Circuit and network simulations indicate that the gate-controlled thyristor (GCT) device for the IF circuit can realize high accuracy and performance for image recognition SNN. Our novel SNN architecture with the GCT device can provide good energy efficiency (equivalent to 181TOPS/W for accumulation operations), good error tolerance to Vth variations (~10% range), and substantially smaller circuit area than that using conventional CMOS devices for IF circuit.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Subband Engineering by Combination of Channel Thickness Scaling and (111) Surface Orientation in InAs-On-Insulator nMOSFETs A Reliability Enhanced 5nm CMOS Technology Featuring 5th Generation FinFET with Fully-Developed EUV and High Mobility Channel for Mobile SoC and High Performance Computing Application Scaling MoS2 NCFET to 83 nm with Record-low Ratio of SSave/SSRef.=0.177 and Minimum 20 mV Hysteresis Future Logic Scaling: Towards Atomic Channels and Deconstructed Chips An Improved Model on Buried-Oxide Damage for Total-Ionizing-Dose Effect on HV SOI LDMOS
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1