快速周转时间的专用集成电路设计使用KBSC

Third Annual IEEE Proceedings on ASIC Seminar and Exhibit Pub Date : 1990-09-17 DOI:10.1109/ASIC.1990.186131

M. Tokuda, Z. Oka, H. Nakayama, H. Kobayashi

{"title":"快速周转时间的专用集成电路设计使用KBSC","authors":"M. Tokuda, Z. Oka, H. Nakayama, H. Kobayashi","doi":"10.1109/ASIC.1990.186131","DOIUrl":null,"url":null,"abstract":"A quick turn-around time (QTAT) approach to ASIC design using a rule-based expert system called Knowledge Based Silicon Compiler (KBSC) is described. KBSC provides ASIC designers with an interactive graphic interface for flow chart entry to automatic logic synthesis. KBSC took approximately 1/5 the time required by non-KBSC methods.<<ETX>>","PeriodicalId":126693,"journal":{"name":"Third Annual IEEE Proceedings on ASIC Seminar and Exhibit","volume":"30 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1990-09-17","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Quick turn around time ASIC design using KBSC\",\"authors\":\"M. Tokuda, Z. Oka, H. Nakayama, H. Kobayashi\",\"doi\":\"10.1109/ASIC.1990.186131\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A quick turn-around time (QTAT) approach to ASIC design using a rule-based expert system called Knowledge Based Silicon Compiler (KBSC) is described. KBSC provides ASIC designers with an interactive graphic interface for flow chart entry to automatic logic synthesis. KBSC took approximately 1/5 the time required by non-KBSC methods.<<ETX>>\",\"PeriodicalId\":126693,\"journal\":{\"name\":\"Third Annual IEEE Proceedings on ASIC Seminar and Exhibit\",\"volume\":\"30 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1990-09-17\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Third Annual IEEE Proceedings on ASIC Seminar and Exhibit\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ASIC.1990.186131\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Third Annual IEEE Proceedings on ASIC Seminar and Exhibit","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ASIC.1990.186131","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 0

摘要

介绍了一种基于规则的专家系统——基于知识的硅编译器(KBSC)的快速周转时间(QTAT)方法。KBSC为ASIC设计人员提供了一个交互式图形界面，用于自动逻辑合成的流程图入口。KBSC方法所需的时间大约是非KBSC方法所需时间的1/5。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文

微信好友朋友圈 QQ好友复制链接

本刊更多论文

Quick turn around time ASIC design using KBSC

A quick turn-around time (QTAT) approach to ASIC design using a rule-based expert system called Knowledge Based Silicon Compiler (KBSC) is described. KBSC provides ASIC designers with an interactive graphic interface for flow chart entry to automatic logic synthesis. KBSC took approximately 1/5 the time required by non-KBSC methods.<>

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

Third Annual IEEE Proceedings on ASIC Seminar and Exhibit

自引率

0.00%

发文量

期刊最新文献

A development system for an SRAM-based user-reprogrammable gate array Automated CAE tools for full custom design of bipolar analog ASICs A 200 MHz 100 K ECL output buffer for CMOS ASICs Multi circular buffer controller chip for advanced ESM system Rapid prototyping, is there an educational dilemma? (ASIC design)