{"title":"利用基于信号流的映射工具的信号处理算法的效率","authors":"R. Mego, T. Fryza","doi":"10.1109/RADIOELEK.2015.7129035","DOIUrl":null,"url":null,"abstract":"This paper is dealing with the implementation of the signal processing algorithms, specifically the Fast Fourier Transform and the matrix multiplication, using the new tool for mapping instructions on functional units of the processor. The tool is using the signal-flow based description of the algorithm instead of the sequential notation of the program execution. The selected target processor is a multi-core digital signal processor based on the very long instruction word architecture. The final assembly code is analyzed in terms of utilization of the functional units and general purpose registers.","PeriodicalId":193275,"journal":{"name":"2015 25th International Conference Radioelektronika (RADIOELEKTRONIKA)","volume":"99 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2015-04-21","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":"{\"title\":\"Efficiency of the signal processing algorithms using signal-flow based mapping tool\",\"authors\":\"R. Mego, T. Fryza\",\"doi\":\"10.1109/RADIOELEK.2015.7129035\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper is dealing with the implementation of the signal processing algorithms, specifically the Fast Fourier Transform and the matrix multiplication, using the new tool for mapping instructions on functional units of the processor. The tool is using the signal-flow based description of the algorithm instead of the sequential notation of the program execution. The selected target processor is a multi-core digital signal processor based on the very long instruction word architecture. The final assembly code is analyzed in terms of utilization of the functional units and general purpose registers.\",\"PeriodicalId\":193275,\"journal\":{\"name\":\"2015 25th International Conference Radioelektronika (RADIOELEKTRONIKA)\",\"volume\":\"99 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2015-04-21\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"3\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2015 25th International Conference Radioelektronika (RADIOELEKTRONIKA)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/RADIOELEK.2015.7129035\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2015 25th International Conference Radioelektronika (RADIOELEKTRONIKA)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/RADIOELEK.2015.7129035","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Efficiency of the signal processing algorithms using signal-flow based mapping tool
This paper is dealing with the implementation of the signal processing algorithms, specifically the Fast Fourier Transform and the matrix multiplication, using the new tool for mapping instructions on functional units of the processor. The tool is using the signal-flow based description of the algorithm instead of the sequential notation of the program execution. The selected target processor is a multi-core digital signal processor based on the very long instruction word architecture. The final assembly code is analyzed in terms of utilization of the functional units and general purpose registers.
京公网安备 11010802042870号
京ICP备2023020795号-1
分享
求助内容：
应助结果提醒方式：
扫码关注我们
