混合级仿真与Zycad仿真引擎

A.T. Eiriksson
{"title":"混合级仿真与Zycad仿真引擎","authors":"A.T. Eiriksson","doi":"10.1109/ASIC.1990.186117","DOIUrl":null,"url":null,"abstract":"A mixed behavioral- and gate-level simulator is described. The unique feature is that the gate-level modules of a design are simulated using a simulation engine, while a host computer simulates the behavioral-level modules and enforces the synchronization between the host computer and engine. The behavioral models are described using a high-level process-oriented behavioral specification language BSL. Runtime experiments show that the simulator speeds-up the simulation of systems of size ( Hash gates, Hash lines BSL) in ((25 K, 2 K), (50 K, 10 K)) by a factor of 5-7 times, compared to the compatible software simulator.<<ETX>>","PeriodicalId":126693,"journal":{"name":"Third Annual IEEE Proceedings on ASIC Seminar and Exhibit","volume":"83 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1990-09-17","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"Mixed-level simulation with a Zycad simulation engine\",\"authors\":\"A.T. Eiriksson\",\"doi\":\"10.1109/ASIC.1990.186117\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A mixed behavioral- and gate-level simulator is described. The unique feature is that the gate-level modules of a design are simulated using a simulation engine, while a host computer simulates the behavioral-level modules and enforces the synchronization between the host computer and engine. The behavioral models are described using a high-level process-oriented behavioral specification language BSL. Runtime experiments show that the simulator speeds-up the simulation of systems of size ( Hash gates, Hash lines BSL) in ((25 K, 2 K), (50 K, 10 K)) by a factor of 5-7 times, compared to the compatible software simulator.<<ETX>>\",\"PeriodicalId\":126693,\"journal\":{\"name\":\"Third Annual IEEE Proceedings on ASIC Seminar and Exhibit\",\"volume\":\"83 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1990-09-17\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Third Annual IEEE Proceedings on ASIC Seminar and Exhibit\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ASIC.1990.186117\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Third Annual IEEE Proceedings on ASIC Seminar and Exhibit","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ASIC.1990.186117","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

摘要

描述了一种混合行为级和门级模拟器。其独特之处在于设计的门级模块使用仿真引擎进行模拟,而主机模拟行为级模块并强制主机与引擎之间的同步。行为模型使用高级面向过程的行为规范语言BSL进行描述。运行时实验表明,与兼容软件模拟器相比,该模拟器将((25 K, 2 K), (50 K, 10 K))大小的系统(哈希门,哈希线BSL)的仿真速度提高了5-7倍。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Mixed-level simulation with a Zycad simulation engine
A mixed behavioral- and gate-level simulator is described. The unique feature is that the gate-level modules of a design are simulated using a simulation engine, while a host computer simulates the behavioral-level modules and enforces the synchronization between the host computer and engine. The behavioral models are described using a high-level process-oriented behavioral specification language BSL. Runtime experiments show that the simulator speeds-up the simulation of systems of size ( Hash gates, Hash lines BSL) in ((25 K, 2 K), (50 K, 10 K)) by a factor of 5-7 times, compared to the compatible software simulator.<>
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A development system for an SRAM-based user-reprogrammable gate array Automated CAE tools for full custom design of bipolar analog ASICs A 200 MHz 100 K ECL output buffer for CMOS ASICs Multi circular buffer controller chip for advanced ESM system Rapid prototyping, is there an educational dilemma? (ASIC design)
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1